Publication Information

{'id': 'https://openalex.org/W2162273398', 'doi': 'https://doi.org/10.1109/icsict.1998.785933', 'title': 'A new design methodology using simulation for on-chip ESD protection designs for integrated circuits', 'display_name': 'A new design methodology using simulation for on-chip ESD protection designs for integrated circuits', 'publication_year': 2002, 'publication_date': '2002-11-27', 'ids': {'openalex': 'https://openalex.org/W2162273398', 'doi': 'https://doi.org/10.1109/icsict.1998.785933', 'mag': '2162273398'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/icsict.1998.785933', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5015756545', 'display_name': 'A.Z. Wang', 'orcid': None}, 'institutions': [], 'countries': ['US'], 'is_corresponding': False, 'raw_author_name': 'A.Z. Wang', 'raw_affiliation_strings': ['Nat. Semicond. Corp., Santa Clara, CA, USA'], 'affiliations': [{'raw_affiliation_string': 'Nat. Semicond. Corp., Santa Clara, CA, USA', 'institution_ids': []}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5026435025', 'display_name': 'Chen Tsay', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I16269868', 'display_name': 'Santa Clara University', 'ror': 'https://ror.org/03ypqe447', 'country_code': 'US', 'type': 'education', 'lineage': ['https://openalex.org/I16269868']}], 'countries': ['US'], 'is_corresponding': False, 'raw_author_name': 'C.H. Tsay', 'raw_affiliation_strings': ['Santa Clara, CA, USA'], 'affiliations': [{'raw_affiliation_string': 'Santa Clara, CA, USA', 'institution_ids': ['https://openalex.org/I16269868']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.328, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 8, 'citation_normalized_percentile': {'value': 0.661725, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 77, 'max': 79}, 'biblio': {'volume': None, 'issue': None, 'first_page': '509', 'last_page': '512'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T12495', 'display_name': 'Electrostatic Discharge in Electronics', 'score': 0.9999, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T12495', 'display_name': 'Electrostatic Discharge in Electronics', 'score': 0.9999, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T14117', 'display_name': 'Integrated Circuits and Semiconductor Failure Analysis', 'score': 0.985, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11444', 'display_name': 'Electromagnetic Compatibility and Noise Suppression', 'score': 0.9848, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/integrated-circuit-design', 'display_name': 'Integrated circuit design', 'score': 0.692684}, {'id': 'https://openalex.org/keywords/design-methods', 'display_name': 'Design methods', 'score': 0.5813604}], 'concepts': [{'id': 'https://openalex.org/C74524168', 'wikidata': 'https://www.wikidata.org/wiki/Q1074539', 'display_name': 'Integrated circuit design', 'level': 2, 'score': 0.692684}, {'id': 'https://openalex.org/C138852830', 'wikidata': 'https://www.wikidata.org/wiki/Q2292993', 'display_name': 'Design methods', 'level': 2, 'score': 0.5813604}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.56622326}, {'id': 'https://openalex.org/C165005293', 'wikidata': 'https://www.wikidata.org/wiki/Q1074500', 'display_name': 'Chip', 'level': 2, 'score': 0.5504766}, {'id': 'https://openalex.org/C205483674', 'wikidata': 'https://www.wikidata.org/wiki/Q3574961', 'display_name': 'Electrostatic discharge', 'level': 3, 'score': 0.5262103}, {'id': 'https://openalex.org/C190560348', 'wikidata': 'https://www.wikidata.org/wiki/Q3245116', 'display_name': 'Circuit design', 'level': 2, 'score': 0.52219075}, {'id': 'https://openalex.org/C188817802', 'wikidata': 'https://www.wikidata.org/wiki/Q13426855', 'display_name': 'Physical design', 'level': 3, 'score': 0.4660137}, {'id': 'https://openalex.org/C530198007', 'wikidata': 'https://www.wikidata.org/wiki/Q80831', 'display_name': 'Integrated circuit', 'level': 2, 'score': 0.4434114}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.41749945}, {'id': 'https://openalex.org/C200601418', 'wikidata': 'https://www.wikidata.org/wiki/Q2193887', 'display_name': 'Reliability engineering', 'level': 1, 'score': 0.40234488}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.25938463}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.25077534}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.13352364}, {'id': 'https://openalex.org/C165801399', 'wikidata': 'https://www.wikidata.org/wiki/Q25428', 'display_name': 'Voltage', 'level': 2, 'score': 0.07973716}, {'id': 'https://openalex.org/C78519656', 'wikidata': 'https://www.wikidata.org/wiki/Q101333', 'display_name': 'Mechanical engineering', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C76155785', 'wikidata': 'https://www.wikidata.org/wiki/Q418', 'display_name': 'Telecommunications', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C111919701', 'wikidata': 'https://www.wikidata.org/wiki/Q9135', 'display_name': 'Operating system', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/icsict.1998.785933', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 2, 'referenced_works': ['https://openalex.org/W1543631479', 'https://openalex.org/W579971490'], 'related_works': ['https://openalex.org/W4389672975', 'https://openalex.org/W2366617252', 'https://openalex.org/W2151657833', 'https://openalex.org/W2146942794', 'https://openalex.org/W2126983197', 'https://openalex.org/W2109207559', 'https://openalex.org/W2105463171', 'https://openalex.org/W1987513258', 'https://openalex.org/W1965232212', 'https://openalex.org/W1963851171'], 'abstract_inverted_index': {'A': [0], 'new': [1], 'design': [2, 11, 20, 23, 30, 38], 'methodology': [3], 'was': [4, 32], 'developed': [5], 'for': [6], 'IC': [7], 'on-chip': [8], 'ESD': [9], 'protection': [10], 'using': [12, 35], 'a': [13], 'full-scale,': [14], 'mixed-mode': [15], 'simulation': [16], 'approach.': [17], 'The': [18], 'complete': [19], 'procedure': [21], 'and': [22, 27], 'examples': [24], 'are': [25], 'discussed': [26], 'reasonably': [28], 'good': [29], 'prediction': [31], 'observed': [33], 'in': [34], 'this': [36], 'novel': [37], 'methodology.': [39]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2162273398', 'counts_by_year': [{'year': 2023, 'cited_by_count': 1}, {'year': 2022, 'cited_by_count': 1}, {'year': 2018, 'cited_by_count': 1}], 'updated_date': '2024-12-23T07:23:44.636832', 'created_date': '2016-06-24'}