Get quick answers to your questions about the article from our AI researcher chatbot
{'id': 'https://openalex.org/W2366617252', 'doi': None, 'title': 'Low-Power Methods Research of SoC Physical Design', 'display_name': 'Low-Power Methods Research of SoC Physical Design', 'publication_year': 2011, 'publication_date': '2011-01-01', 'ids': {'openalex': 'https://openalex.org/W2366617252', 'mag': '2366617252'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'http://en.cnki.com.cn/Article_en/CJFDTOTAL-WCLJ201102005.htm', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S53053606', 'display_name': 'Microprocessors', 'issn_l': '0308-5953', 'issn': ['0308-5953', '1878-2965'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310320990', 'host_organization_name': 'Elsevier BV', 'host_organization_lineage': ['https://openalex.org/P4310320990'], 'host_organization_lineage_names': ['Elsevier BV'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'journal-article', 'indexed_in': [], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5009651653', 'display_name': 'Mingjiang Wang', 'orcid': 'https://orcid.org/0000-0002-4706-009X'}, 'institutions': [{'id': 'https://openalex.org/I204983213', 'display_name': 'Harbin Institute of Technology', 'ror': 'https://ror.org/01yqg2h08', 'country_code': 'CN', 'type': 'education', 'lineage': ['https://openalex.org/I204983213']}], 'countries': ['CN'], 'is_corresponding': True, 'raw_author_name': 'Wang Ming-jiang', 'raw_affiliation_strings': ['Microelec center,Harbin Institute of Technology Shenzhen graduate school,Shenzhen 518055,China)'], 'affiliations': [{'raw_affiliation_string': 'Microelec center,Harbin Institute of Technology Shenzhen graduate school,Shenzhen 518055,China)', 'institution_ids': ['https://openalex.org/I204983213']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': ['https://openalex.org/A5009651653'], 'corresponding_institution_ids': ['https://openalex.org/I204983213'], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': False, 'cited_by_count': 0, 'citation_normalized_percentile': {'value': 0.0, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 0, 'max': 65}, 'biblio': {'volume': None, 'issue': None, 'first_page': None, 'last_page': None}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T11032', 'display_name': 'VLSI and Analog Circuit Testing', 'score': 0.9969, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T11032', 'display_name': 'VLSI and Analog Circuit Testing', 'score': 0.9969, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T14117', 'display_name': 'Integrated Circuits and Semiconductor Failure Analysis', 'score': 0.9951, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T13293', 'display_name': 'Engineering and Test Systems', 'score': 0.9873, 'subfield': {'id': 'https://openalex.org/subfields/2207', 'display_name': 'Control and Systems Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/integrated-circuit-design', 'display_name': 'Integrated circuit design', 'score': 0.5969387}, {'id': 'https://openalex.org/keywords/design-methods', 'display_name': 'Design methods', 'score': 0.57739437}, {'id': 'https://openalex.org/keywords/power-analysis', 'display_name': 'Power analysis', 'score': 0.53270835}, {'id': 'https://openalex.org/keywords/design-process', 'display_name': 'Design process', 'score': 0.42953008}], 'concepts': [{'id': 'https://openalex.org/C188817802', 'wikidata': 'https://www.wikidata.org/wiki/Q13426855', 'display_name': 'Physical design', 'level': 3, 'score': 0.828099}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.8187823}, {'id': 'https://openalex.org/C74524168', 'wikidata': 'https://www.wikidata.org/wiki/Q1074539', 'display_name': 'Integrated circuit design', 'level': 2, 'score': 0.5969387}, {'id': 'https://openalex.org/C138852830', 'wikidata': 'https://www.wikidata.org/wiki/Q2292993', 'display_name': 'Design methods', 'level': 2, 'score': 0.57739437}, {'id': 'https://openalex.org/C163258240', 'wikidata': 'https://www.wikidata.org/wiki/Q25342', 'display_name': 'Power (physics)', 'level': 2, 'score': 0.5507664}, {'id': 'https://openalex.org/C74172769', 'wikidata': 'https://www.wikidata.org/wiki/Q1446839', 'display_name': 'Routing (electronic design automation)', 'level': 2, 'score': 0.5423021}, {'id': 'https://openalex.org/C71743495', 'wikidata': 'https://www.wikidata.org/wiki/Q2845210', 'display_name': 'Power analysis', 'level': 3, 'score': 0.53270835}, {'id': 'https://openalex.org/C190560348', 'wikidata': 'https://www.wikidata.org/wiki/Q3245116', 'display_name': 'Circuit design', 'level': 2, 'score': 0.4944098}, {'id': 'https://openalex.org/C165005293', 'wikidata': 'https://www.wikidata.org/wiki/Q1074500', 'display_name': 'Chip', 'level': 2, 'score': 0.4636328}, {'id': 'https://openalex.org/C48262172', 'wikidata': 'https://www.wikidata.org/wiki/Q16908765', 'display_name': 'Design process', 'level': 3, 'score': 0.42953008}, {'id': 'https://openalex.org/C118021083', 'wikidata': 'https://www.wikidata.org/wiki/Q610398', 'display_name': 'System on a chip', 'level': 2, 'score': 0.42655346}, {'id': 'https://openalex.org/C46362747', 'wikidata': 'https://www.wikidata.org/wiki/Q173431', 'display_name': 'CMOS', 'level': 2, 'score': 0.41339135}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.4090979}, {'id': 'https://openalex.org/C118524514', 'wikidata': 'https://www.wikidata.org/wiki/Q173212', 'display_name': 'Computer architecture', 'level': 1, 'score': 0.37875438}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.2907224}, {'id': 'https://openalex.org/C174998907', 'wikidata': 'https://www.wikidata.org/wiki/Q357662', 'display_name': 'Work in process', 'level': 2, 'score': 0.16654405}, {'id': 'https://openalex.org/C76155785', 'wikidata': 'https://www.wikidata.org/wiki/Q418', 'display_name': 'Telecommunications', 'level': 1, 'score': 0.14251846}, {'id': 'https://openalex.org/C121332964', 'wikidata': 'https://www.wikidata.org/wiki/Q413', 'display_name': 'Physics', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C144133560', 'wikidata': 'https://www.wikidata.org/wiki/Q4830453', 'display_name': 'Business', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C38652104', 'wikidata': 'https://www.wikidata.org/wiki/Q3510521', 'display_name': 'Computer security', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C187736073', 'wikidata': 'https://www.wikidata.org/wiki/Q2920921', 'display_name': 'Management', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C62520636', 'wikidata': 'https://www.wikidata.org/wiki/Q944', 'display_name': 'Quantum mechanics', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C162853370', 'wikidata': 'https://www.wikidata.org/wiki/Q39809', 'display_name': 'Marketing', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C178489894', 'wikidata': 'https://www.wikidata.org/wiki/Q8789', 'display_name': 'Cryptography', 'level': 2, 'score': 0.0}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C162324750', 'wikidata': 'https://www.wikidata.org/wiki/Q8134', 'display_name': 'Economics', 'level': 0, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'http://en.cnki.com.cn/Article_en/CJFDTOTAL-WCLJ201102005.htm', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S53053606', 'display_name': 'Microprocessors', 'issn_l': '0308-5953', 'issn': ['0308-5953', '1878-2965'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310320990', 'host_organization_name': 'Elsevier BV', 'host_organization_lineage': ['https://openalex.org/P4310320990'], 'host_organization_lineage_names': ['Elsevier BV'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'score': 0.44, 'display_name': 'Affordable and clean energy', 'id': 'https://metadata.un.org/sdg/7'}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 0, 'referenced_works': [], 'related_works': ['https://openalex.org/W600310561', 'https://openalex.org/W2540713970', 'https://openalex.org/W2385742382', 'https://openalex.org/W2374087907', 'https://openalex.org/W2355921653', 'https://openalex.org/W2226564773', 'https://openalex.org/W2167730517', 'https://openalex.org/W2140432262', 'https://openalex.org/W2132107645', 'https://openalex.org/W2131598907', 'https://openalex.org/W2124364081', 'https://openalex.org/W2110090002', 'https://openalex.org/W2096051567', 'https://openalex.org/W2082354275', 'https://openalex.org/W2075165742', 'https://openalex.org/W2024353582', 'https://openalex.org/W1999823427', 'https://openalex.org/W1975900776', 'https://openalex.org/W1970797905', 'https://openalex.org/W1953599576'], 'abstract_inverted_index': None, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2366617252', 'counts_by_year': [], 'updated_date': '2024-12-11T19:43:52.374977', 'created_date': '2016-06-24'}