Publication Information

{'id': 'https://openalex.org/W1963851171', 'doi': 'https://doi.org/10.1002/ecjc.4430770308', 'title': 'A method for analog circuit design that stores and reuses design procedures', 'display_name': 'A method for analog circuit design that stores and reuses design procedures', 'publication_year': 1994, 'publication_date': '1994-01-01', 'ids': {'openalex': 'https://openalex.org/W1963851171', 'doi': 'https://doi.org/10.1002/ecjc.4430770308', 'mag': '1963851171'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1002/ecjc.4430770308', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4210187765', 'display_name': 'Electronics and Communications in Japan (Part III Fundamental Electronic Science)', 'issn_l': '1042-0967', 'issn': ['1042-0967', '1520-6440'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310320595', 'host_organization_name': 'Wiley', 'host_organization_lineage': ['https://openalex.org/P4310320595'], 'host_organization_lineage_names': ['Wiley'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'journal-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5034481079', 'display_name': 'Takashi Morie', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I22299242', 'display_name': 'Kyoto University', 'ror': 'https://ror.org/02kpeqv85', 'country_code': 'JP', 'type': 'education', 'lineage': ['https://openalex.org/I22299242']}], 'countries': ['JP'], 'is_corresponding': False, 'raw_author_name': 'Takashi Morie', 'raw_affiliation_strings': ['Faculty of Engineering, Kyoto University, Kyoto, Japan 606‐01'], 'affiliations': [{'raw_affiliation_string': 'Faculty of Engineering, Kyoto University, Kyoto, Japan 606‐01', 'institution_ids': ['https://openalex.org/I22299242']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5026865951', 'display_name': 'Hidetoshi Onodera', 'orcid': 'https://orcid.org/0000-0001-5198-0668'}, 'institutions': [{'id': 'https://openalex.org/I22299242', 'display_name': 'Kyoto University', 'ror': 'https://ror.org/02kpeqv85', 'country_code': 'JP', 'type': 'education', 'lineage': ['https://openalex.org/I22299242']}], 'countries': ['JP'], 'is_corresponding': False, 'raw_author_name': 'Hidetoshi Onodera', 'raw_affiliation_strings': ['Faculty of Engineering, Kyoto University, Kyoto, Japan 606‐01'], 'affiliations': [{'raw_affiliation_string': 'Faculty of Engineering, Kyoto University, Kyoto, Japan 606‐01', 'institution_ids': ['https://openalex.org/I22299242']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5109036861', 'display_name': 'Keikichi Tamaru', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I22299242', 'display_name': 'Kyoto University', 'ror': 'https://ror.org/02kpeqv85', 'country_code': 'JP', 'type': 'education', 'lineage': ['https://openalex.org/I22299242']}], 'countries': ['JP'], 'is_corresponding': False, 'raw_author_name': 'Keikichi Tamaru', 'raw_affiliation_strings': ['Faculty of Engineering, Kyoto University, Kyoto, Japan 606‐01'], 'affiliations': [{'raw_affiliation_string': 'Faculty of Engineering, Kyoto University, Kyoto, Japan 606‐01', 'institution_ids': ['https://openalex.org/I22299242']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 2, 'citation_normalized_percentile': {'value': 0.358139, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 61, 'max': 65}, 'biblio': {'volume': '77', 'issue': '3', 'first_page': '87', 'last_page': '96'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T11522', 'display_name': 'VLSI and FPGA Design Techniques', 'score': 0.9999, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T11522', 'display_name': 'VLSI and FPGA Design Techniques', 'score': 0.9999, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10363', 'display_name': 'Low-power high-performance VLSI design', 'score': 0.9983, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10323', 'display_name': 'Analog and Mixed-Signal Circuit Design', 'score': 0.997, 'subfield': {'id': 'https://openalex.org/subfields/2204', 'display_name': 'Biomedical Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/design-methods', 'display_name': 'Design methods', 'score': 0.5915845}, {'id': 'https://openalex.org/keywords/design-flow', 'display_name': 'Design flow', 'score': 0.5106886}, {'id': 'https://openalex.org/keywords/integrated-circuit-design', 'display_name': 'Integrated circuit design', 'score': 0.50742906}, {'id': 'https://openalex.org/keywords/design-layout-record', 'display_name': 'Design layout record', 'score': 0.4649412}], 'concepts': [{'id': 'https://openalex.org/C190560348', 'wikidata': 'https://www.wikidata.org/wiki/Q3245116', 'display_name': 'Circuit design', 'level': 2, 'score': 0.6623274}, {'id': 'https://openalex.org/C188817802', 'wikidata': 'https://www.wikidata.org/wiki/Q13426855', 'display_name': 'Physical design', 'level': 3, 'score': 0.61227953}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.60874826}, {'id': 'https://openalex.org/C138852830', 'wikidata': 'https://www.wikidata.org/wiki/Q2292993', 'display_name': 'Design methods', 'level': 2, 'score': 0.5915845}, {'id': 'https://openalex.org/C37135326', 'wikidata': 'https://www.wikidata.org/wiki/Q931942', 'display_name': 'Design flow', 'level': 2, 'score': 0.5106886}, {'id': 'https://openalex.org/C74524168', 'wikidata': 'https://www.wikidata.org/wiki/Q1074539', 'display_name': 'Integrated circuit design', 'level': 2, 'score': 0.50742906}, {'id': 'https://openalex.org/C134146338', 'wikidata': 'https://www.wikidata.org/wiki/Q1815901', 'display_name': 'Electronic circuit', 'level': 2, 'score': 0.50384873}, {'id': 'https://openalex.org/C206588197', 'wikidata': 'https://www.wikidata.org/wiki/Q846574', 'display_name': 'Reuse', 'level': 2, 'score': 0.48845664}, {'id': 'https://openalex.org/C179145894', 'wikidata': 'https://www.wikidata.org/wiki/Q5264353', 'display_name': 'Design layout record', 'level': 5, 'score': 0.4649412}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.45573956}, {'id': 'https://openalex.org/C177264268', 'wikidata': 'https://www.wikidata.org/wiki/Q1514741', 'display_name': 'Set (abstract data type)', 'level': 2, 'score': 0.4433121}, {'id': 'https://openalex.org/C106246047', 'wikidata': 'https://www.wikidata.org/wiki/Q4928435', 'display_name': 'Iterative design', 'level': 3, 'score': 0.4242403}, {'id': 'https://openalex.org/C98045186', 'wikidata': 'https://www.wikidata.org/wiki/Q205663', 'display_name': 'Process (computing)', 'level': 2, 'score': 0.4195669}, {'id': 'https://openalex.org/C26490066', 'wikidata': 'https://www.wikidata.org/wiki/Q17006835', 'display_name': 'Circuit extraction', 'level': 4, 'score': 0.34401226}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.27636847}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.22044617}, {'id': 'https://openalex.org/C23572009', 'wikidata': 'https://www.wikidata.org/wiki/Q964981', 'display_name': 'Equivalent circuit', 'level': 3, 'score': 0.21476701}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.11433151}, {'id': 'https://openalex.org/C78519656', 'wikidata': 'https://www.wikidata.org/wiki/Q101333', 'display_name': 'Mechanical engineering', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C199360897', 'wikidata': 'https://www.wikidata.org/wiki/Q9143', 'display_name': 'Programming language', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C111919701', 'wikidata': 'https://www.wikidata.org/wiki/Q9135', 'display_name': 'Operating system', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C165801399', 'wikidata': 'https://www.wikidata.org/wiki/Q25428', 'display_name': 'Voltage', 'level': 2, 'score': 0.0}, {'id': 'https://openalex.org/C2778648169', 'wikidata': 'https://www.wikidata.org/wiki/Q967768', 'display_name': 'Compatibility (geochemistry)', 'level': 2, 'score': 0.0}, {'id': 'https://openalex.org/C42360764', 'wikidata': 'https://www.wikidata.org/wiki/Q83588', 'display_name': 'Chemical engineering', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C548081761', 'wikidata': 'https://www.wikidata.org/wiki/Q180388', 'display_name': 'Waste management', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1002/ecjc.4430770308', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4210187765', 'display_name': 'Electronics and Communications in Japan (Part III Fundamental Electronic Science)', 'issn_l': '1042-0967', 'issn': ['1042-0967', '1520-6440'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310320595', 'host_organization_name': 'Wiley', 'host_organization_lineage': ['https://openalex.org/P4310320595'], 'host_organization_lineage_names': ['Wiley'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 5, 'referenced_works': ['https://openalex.org/W1994218207', 'https://openalex.org/W1999357165', 'https://openalex.org/W2120889849', 'https://openalex.org/W2141919312', 'https://openalex.org/W2170027551'], 'related_works': ['https://openalex.org/W4389672975', 'https://openalex.org/W2393658466', 'https://openalex.org/W2383563100', 'https://openalex.org/W2376028644', 'https://openalex.org/W2304374807', 'https://openalex.org/W2105463171', 'https://openalex.org/W2102933388', 'https://openalex.org/W2044122268', 'https://openalex.org/W1965232212', 'https://openalex.org/W1605062719'], 'abstract_inverted_index': {'Abstract': [0], 'This': [1], 'paper': [2], 'proposes': [3], 'a': [4, 32, 38, 43, 48, 107, 114, 122], 'new': [5], 'design': [6, 19, 25, 72, 78, 95, 99, 105, 115, 119, 133, 144], 'methodology': [7, 64], 'that': [8, 74, 111, 135], 'improves': [9, 98], 'the': [10, 17, 62, 93, 103, 118, 143, 150, 153], 'efficiency': [11], 'of': [12, 51, 83, 121, 145, 152], 'analog': [13], 'circuit': [14, 40, 129], 'design.': [15], 'In': [16], 'conventional': [18], 'environment,': [20], 'designers': [21], 'try': [22], 'to': [23, 47, 77], 'enhance': [24], 'productivity': [26], 'by': [27], 'storing': [28], 'designed': [29, 68, 89], 'circuits': [30, 87], 'in': [31, 42], 'library': [33, 44], 'for': [34, 128], 'future': [35], 'reuse.': [36], 'However,': [37], 'fixed': [39], 'stored': [41, 94], 'is': [45, 58, 109, 138], 'optimized': [46], 'particular': [49], 'set': [50], 'performance': [52], 'specifications;': [53], 'and,': [54], 'hence,': [55], 'its': [56], 'reusability': [57], 'low.': [59], 'By': [60], 'contrast,': [61], 'proposed': [63, 104, 154], 'stores': [65, 113], 'not': [66], 'only': [67], 'results': [69, 141], 'but': [70], 'also': [71], 'methods': [73], 'show': [75, 149], 'how': [76], 'circuits.': [79], 'When': [80], 'different': [81], 'sets': [82], 'specifications': [84], 'are': [85, 88], 'required,': [86], 'automatically': [90, 112], 'based': [91], 'on': [92, 142], 'methods,': [96], 'which': [97], 'efficiency.': [100], 'To': [101], 'evaluate': [102], 'methodology,': [106], 'method': [108], 'devised': [110], 'procedure': [116], 'from': [117], 'process': [120], 'human': [123], 'designer': [124], 'and': [125], 'reuses': [126], 'it': [127, 137], 'analysis.': [130], 'A': [131], 'prototype': [132], 'system': [134], 'realizes': [136], 'implemented.': [139], 'Experimental': [140], 'an': [146], 'operational': [147], 'amplifier': [148], 'effectiveness': [151], 'methodology.': [155]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W1963851171', 'counts_by_year': [{'year': 2012, 'cited_by_count': 2}], 'updated_date': '2024-12-14T08:27:11.562406', 'created_date': '2016-06-24'}