Publication Information

{'id': 'https://openalex.org/W2374702664', 'doi': None, 'title': 'Design of Phase-Locked Frequency Synthesizer Based on MC145162', 'display_name': 'Design of Phase-Locked Frequency Synthesizer Based on MC145162', 'publication_year': 2011, 'publication_date': '2011-01-01', 'ids': {'openalex': 'https://openalex.org/W2374702664', 'mag': '2374702664'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'http://en.cnki.com.cn/Article_en/CJFDTOTAL-SZZJ201103005.htm', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2764815465', 'display_name': 'Journal of Shenzhen Polytechnic', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'journal-article', 'indexed_in': [], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5015955815', 'display_name': 'Qilong Hu', 'orcid': 'https://orcid.org/0009-0002-4526-6163'}, 'institutions': [{'id': 'https://openalex.org/I182722699', 'display_name': 'Shenzhen Polytechnic', 'ror': 'https://ror.org/00d2w9g53', 'country_code': 'CN', 'type': 'education', 'lineage': ['https://openalex.org/I182722699']}], 'countries': ['CN'], 'is_corresponding': True, 'raw_author_name': 'HU Qilong', 'raw_affiliation_strings': ['School of Electronics and Information Engineering, Shenzhen Polytechnic, Shenzhen, Guangdong 518055, China)'], 'affiliations': [{'raw_affiliation_string': 'School of Electronics and Information Engineering, Shenzhen Polytechnic, Shenzhen, Guangdong 518055, China)', 'institution_ids': ['https://openalex.org/I182722699']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': ['https://openalex.org/A5015955815'], 'corresponding_institution_ids': ['https://openalex.org/I182722699'], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': False, 'cited_by_count': 0, 'citation_normalized_percentile': {'value': 0.0, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 0, 'max': 65}, 'biblio': {'volume': None, 'issue': None, 'first_page': None, 'last_page': None}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T13734', 'display_name': 'Advanced Computational Techniques and Applications', 'score': 0.9914, 'subfield': {'id': 'https://openalex.org/subfields/1702', 'display_name': 'Artificial Intelligence'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T13734', 'display_name': 'Advanced Computational Techniques and Applications', 'score': 0.9914, 'subfield': {'id': 'https://openalex.org/subfields/1702', 'display_name': 'Artificial Intelligence'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 0.9828, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T12941', 'display_name': 'Embedded Systems and FPGA Design', 'score': 0.9324, 'subfield': {'id': 'https://openalex.org/subfields/2207', 'display_name': 'Control and Systems Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/direct-digital-synthesizer', 'display_name': 'Direct digital synthesizer', 'score': 0.7381251}, {'id': 'https://openalex.org/keywords/pll-multibit', 'display_name': 'PLL multibit', 'score': 0.73649037}], 'concepts': [{'id': 'https://openalex.org/C182099602', 'wikidata': 'https://www.wikidata.org/wiki/Q2660678', 'display_name': 'Frequency synthesizer', 'level': 4, 'score': 0.9127234}, {'id': 'https://openalex.org/C12707504', 'wikidata': 'https://www.wikidata.org/wiki/Q52637', 'display_name': 'Phase-locked loop', 'level': 3, 'score': 0.8965039}, {'id': 'https://openalex.org/C166089067', 'wikidata': 'https://www.wikidata.org/wiki/Q1227465', 'display_name': 'Direct digital synthesizer', 'level': 5, 'score': 0.7381251}, {'id': 'https://openalex.org/C77881186', 'wikidata': 'https://www.wikidata.org/wiki/Q7119642', 'display_name': 'PLL multibit', 'level': 4, 'score': 0.73649037}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.50439227}, {'id': 'https://openalex.org/C165005293', 'wikidata': 'https://www.wikidata.org/wiki/Q1074500', 'display_name': 'Chip', 'level': 2, 'score': 0.47882822}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.4686802}, {'id': 'https://openalex.org/C44280652', 'wikidata': 'https://www.wikidata.org/wiki/Q104837', 'display_name': 'Phase (matter)', 'level': 2, 'score': 0.4305792}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.3597318}, {'id': 'https://openalex.org/C89631360', 'wikidata': 'https://www.wikidata.org/wiki/Q1428766', 'display_name': 'Phase noise', 'level': 2, 'score': 0.29161245}, {'id': 'https://openalex.org/C76155785', 'wikidata': 'https://www.wikidata.org/wiki/Q418', 'display_name': 'Telecommunications', 'level': 1, 'score': 0.13413575}, {'id': 'https://openalex.org/C121332964', 'wikidata': 'https://www.wikidata.org/wiki/Q413', 'display_name': 'Physics', 'level': 0, 'score': 0.09109354}, {'id': 'https://openalex.org/C62520636', 'wikidata': 'https://www.wikidata.org/wiki/Q944', 'display_name': 'Quantum mechanics', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'http://en.cnki.com.cn/Article_en/CJFDTOTAL-SZZJ201103005.htm', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2764815465', 'display_name': 'Journal of Shenzhen Polytechnic', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 0, 'referenced_works': [], 'related_works': ['https://openalex.org/W3142178866', 'https://openalex.org/W2618018768', 'https://openalex.org/W2392957778', 'https://openalex.org/W2392678225', 'https://openalex.org/W2390287957', 'https://openalex.org/W2387803289', 'https://openalex.org/W2387514935', 'https://openalex.org/W2386164601', 'https://openalex.org/W2378983952', 'https://openalex.org/W2378184944', 'https://openalex.org/W2376731877', 'https://openalex.org/W2375072050', 'https://openalex.org/W2370944718', 'https://openalex.org/W2369039419', 'https://openalex.org/W2365884037', 'https://openalex.org/W2359366503', 'https://openalex.org/W2355382277', 'https://openalex.org/W2349144565', 'https://openalex.org/W2117349133', 'https://openalex.org/W2061541347'], 'abstract_inverted_index': {'The': [0], 'paper': [1], 'presents': [2], 'a': [3], 'design': [4, 31], 'of': [5, 20, 26], 'phase-locked': [6], 'frequency': [7, 22], 'synthesizer': [8, 37], 'based': [9], 'on': [10], 'MC145162': [11], 'which': [12], 'integrates': [13], 'PLL,controlled': [14], 'by': [15, 40], 'ATmega16L': [16], 'single-chip.Principles': [17], 'and': [18, 29], 'properties': [19], 'PLL': [21], 'synthesizer,internal': [23], 'function': [24], 'structures': [25], 'MC145162,and': [27], 'hardware': [28], 'software': [30], 'are': [32], 'discussed.Tests': [33], 'show': [34], 'that': [35], 'the': [36], 'is': [38], 'characterized': [39], 'good': [41], 'phase-locking': [42], 'effects,simplified': [43], 'structure,and': [44], 'reliable': [45], 'performance.': [46]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2374702664', 'counts_by_year': [], 'updated_date': '2024-12-11T19:33:30.634989', 'created_date': '2016-06-24'}