Publication Information

{'id': 'https://openalex.org/W2349144565', 'doi': None, 'title': 'Design and simulation of RF PLL frequency synthesizer', 'display_name': 'Design and simulation of RF PLL frequency synthesizer', 'publication_year': 2011, 'publication_date': '2011-01-01', 'ids': {'openalex': 'https://openalex.org/W2349144565', 'mag': '2349144565'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'http://en.cnki.com.cn/Article_en/CJFDTOTAL-GWDZ201108037.htm', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2764835966', 'display_name': 'Electronic Design Engineering', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'journal-article', 'indexed_in': [], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5100889984', 'display_name': 'Zhou Sheng-yuan', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I5343935', 'display_name': 'Guilin University of Electronic Technology', 'ror': 'https://ror.org/05arjae42', 'country_code': 'CN', 'type': 'education', 'lineage': ['https://openalex.org/I5343935']}], 'countries': ['CN'], 'is_corresponding': True, 'raw_author_name': 'Zhou Sheng-yuan', 'raw_affiliation_strings': ['College of Information and Communication,Guilin University of Electronic Technology,Guilin 541004,China)'], 'affiliations': [{'raw_affiliation_string': 'College of Information and Communication,Guilin University of Electronic Technology,Guilin 541004,China)', 'institution_ids': ['https://openalex.org/I5343935']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': ['https://openalex.org/A5100889984'], 'corresponding_institution_ids': ['https://openalex.org/I5343935'], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': False, 'cited_by_count': 0, 'citation_normalized_percentile': {'value': 0.0, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 0, 'max': 65}, 'biblio': {'volume': None, 'issue': None, 'first_page': None, 'last_page': None}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 0.9818, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 0.9818, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T13734', 'display_name': 'Advanced Computational Techniques and Applications', 'score': 0.9426, 'subfield': {'id': 'https://openalex.org/subfields/1702', 'display_name': 'Artificial Intelligence'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T12941', 'display_name': 'Embedded Systems and FPGA Design', 'score': 0.9101, 'subfield': {'id': 'https://openalex.org/subfields/2207', 'display_name': 'Control and Systems Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/direct-digital-synthesizer', 'display_name': 'Direct digital synthesizer', 'score': 0.7807149}, {'id': 'https://openalex.org/keywords/pll-multibit', 'display_name': 'PLL multibit', 'score': 0.64373404}, {'id': 'https://openalex.org/keywords/frequency-multiplier', 'display_name': 'Frequency multiplier', 'score': 0.41326022}], 'concepts': [{'id': 'https://openalex.org/C182099602', 'wikidata': 'https://www.wikidata.org/wiki/Q2660678', 'display_name': 'Frequency synthesizer', 'level': 4, 'score': 0.879815}, {'id': 'https://openalex.org/C12707504', 'wikidata': 'https://www.wikidata.org/wiki/Q52637', 'display_name': 'Phase-locked loop', 'level': 3, 'score': 0.82750535}, {'id': 'https://openalex.org/C166089067', 'wikidata': 'https://www.wikidata.org/wiki/Q1227465', 'display_name': 'Direct digital synthesizer', 'level': 5, 'score': 0.7807149}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.6526201}, {'id': 'https://openalex.org/C77881186', 'wikidata': 'https://www.wikidata.org/wiki/Q7119642', 'display_name': 'PLL multibit', 'level': 4, 'score': 0.64373404}, {'id': 'https://openalex.org/C509933004', 'wikidata': 'https://www.wikidata.org/wiki/Q194163', 'display_name': 'Broadband', 'level': 2, 'score': 0.5239656}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.51158696}, {'id': 'https://openalex.org/C106131492', 'wikidata': 'https://www.wikidata.org/wiki/Q3072260', 'display_name': 'Filter (signal processing)', 'level': 2, 'score': 0.4705173}, {'id': 'https://openalex.org/C146002875', 'wikidata': 'https://www.wikidata.org/wiki/Q1074289', 'display_name': 'Frequency multiplier', 'level': 3, 'score': 0.41326022}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.35424784}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.26729667}, {'id': 'https://openalex.org/C89631360', 'wikidata': 'https://www.wikidata.org/wiki/Q1428766', 'display_name': 'Phase noise', 'level': 2, 'score': 0.26185557}, {'id': 'https://openalex.org/C76155785', 'wikidata': 'https://www.wikidata.org/wiki/Q418', 'display_name': 'Telecommunications', 'level': 1, 'score': 0.18908188}, {'id': 'https://openalex.org/C46362747', 'wikidata': 'https://www.wikidata.org/wiki/Q173431', 'display_name': 'CMOS', 'level': 2, 'score': 0.14573994}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'http://en.cnki.com.cn/Article_en/CJFDTOTAL-GWDZ201108037.htm', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2764835966', 'display_name': 'Electronic Design Engineering', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 0, 'referenced_works': [], 'related_works': ['https://openalex.org/W2981797283', 'https://openalex.org/W2548472880', 'https://openalex.org/W2386164601', 'https://openalex.org/W2380400462', 'https://openalex.org/W2377186065', 'https://openalex.org/W2376731877', 'https://openalex.org/W2375508084', 'https://openalex.org/W2375072050', 'https://openalex.org/W2374702664', 'https://openalex.org/W2370944718', 'https://openalex.org/W2370944494', 'https://openalex.org/W2359264549', 'https://openalex.org/W2358805383', 'https://openalex.org/W2358382914', 'https://openalex.org/W2355382277', 'https://openalex.org/W2355120161', 'https://openalex.org/W2354353081', 'https://openalex.org/W2117349133', 'https://openalex.org/W2061541347', 'https://openalex.org/W1563101823'], 'abstract_inverted_index': {'The': [0], 'frequency': [1, 9, 25, 35, 55, 69], 'synthesizer': [2, 56], 'can': [3, 74], 'provide': [4], 'a': [5, 11, 33], 'lot': [6], 'of': [7, 24, 40, 67], 'precise,stable': [8], 'as': [10], 'local': [12], 'oscillator': [13], 'signal': [14], 'for': [15], 'wireless': [16], 'communication': [17], 'devices.This': [18], 'paper': [19], 'introduces': [20], 'the': [21, 38, 65, 68], 'basic': [22], 'principles': [23], 'synthesizer,using': [26], 'integer-N': [27], 'PLL': [28], 'chip': [29], 'ADF4112': [30], 'to': [31], 'design': [32], 'broadband': [34], 'synthesizer.It': [36], 'discusses': [37], 'selection': [39], 'key': [41], 'components': [42], 'and': [43, 52, 59, 61], 'loop': [44, 71], 'filter': [45, 72], 'design,and': [46], 'by': [47], 'using': [48], 'ADS': [49], 'simulation': [50], 'software': [51], 'optimization': [53, 62], 'tools,the': [54], 'is': [57], 'simulated': [58], 'optimized.Simulation': [60], 'results': [63], 'demonstrate': [64], 'feasibility': [66], 'synthesizer,and': [70], 'parameters': [73], 'be': [75], 'obtained.': [76]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2349144565', 'counts_by_year': [], 'updated_date': '2024-12-09T01:54:23.886758', 'created_date': '2016-06-24'}