Publication Information

{'id': 'https://openalex.org/W2386164601', 'doi': None, 'title': 'Design of Wide Band Frequency Synthesizer Based on ADF4360-7', 'display_name': 'Design of Wide Band Frequency Synthesizer Based on ADF4360-7', 'publication_year': 2008, 'publication_date': '2008-01-01', 'ids': {'openalex': 'https://openalex.org/W2386164601', 'mag': '2386164601'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://en.cnki.com.cn/Article_en/CJFDTOTAL-SXTT200801011.htm', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2765037298', 'display_name': 'Journal of Time and Frequency', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'journal-article', 'indexed_in': [], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5101542288', 'display_name': 'Hanchao Liu', 'orcid': 'https://orcid.org/0000-0003-0604-7769'}, 'institutions': [{'id': 'https://openalex.org/I4210165038', 'display_name': 'University of Chinese Academy of Sciences', 'ror': 'https://ror.org/05qbk4x57', 'country_code': 'CN', 'type': 'education', 'lineage': ['https://openalex.org/I19820366', 'https://openalex.org/I4210165038']}], 'countries': ['CN'], 'is_corresponding': True, 'raw_author_name': 'Liu Han-chao', 'raw_affiliation_strings': ['Graduate University of Chinese Academy of Sciences,Beijing 100039,China )'], 'affiliations': [{'raw_affiliation_string': 'Graduate University of Chinese Academy of Sciences,Beijing 100039,China )', 'institution_ids': ['https://openalex.org/I4210165038']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': ['https://openalex.org/A5101542288'], 'corresponding_institution_ids': ['https://openalex.org/I4210165038'], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': False, 'cited_by_count': 0, 'citation_normalized_percentile': {'value': 0.0, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 0, 'max': 63}, 'biblio': {'volume': None, 'issue': None, 'first_page': None, 'last_page': None}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T13734', 'display_name': 'Advanced Computational Techniques and Applications', 'score': 0.981, 'subfield': {'id': 'https://openalex.org/subfields/1702', 'display_name': 'Artificial Intelligence'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T13734', 'display_name': 'Advanced Computational Techniques and Applications', 'score': 0.981, 'subfield': {'id': 'https://openalex.org/subfields/1702', 'display_name': 'Artificial Intelligence'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/direct-digital-synthesizer', 'display_name': 'Direct digital synthesizer', 'score': 0.801671}, {'id': 'https://openalex.org/keywords/pll-multibit', 'display_name': 'PLL multibit', 'score': 0.68666023}, {'id': 'https://openalex.org/keywords/wideband', 'display_name': 'Wideband', 'score': 0.5688226}, {'id': 'https://openalex.org/keywords/signal', 'display_name': 'SIGNAL (programming language)', 'score': 0.48108718}], 'concepts': [{'id': 'https://openalex.org/C12707504', 'wikidata': 'https://www.wikidata.org/wiki/Q52637', 'display_name': 'Phase-locked loop', 'level': 3, 'score': 0.911857}, {'id': 'https://openalex.org/C182099602', 'wikidata': 'https://www.wikidata.org/wiki/Q2660678', 'display_name': 'Frequency synthesizer', 'level': 4, 'score': 0.91055655}, {'id': 'https://openalex.org/C166089067', 'wikidata': 'https://www.wikidata.org/wiki/Q1227465', 'display_name': 'Direct digital synthesizer', 'level': 5, 'score': 0.801671}, {'id': 'https://openalex.org/C77881186', 'wikidata': 'https://www.wikidata.org/wiki/Q7119642', 'display_name': 'PLL multibit', 'level': 4, 'score': 0.68666023}, {'id': 'https://openalex.org/C2780202535', 'wikidata': 'https://www.wikidata.org/wiki/Q4524457', 'display_name': 'Wideband', 'level': 2, 'score': 0.5688226}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.5624145}, {'id': 'https://openalex.org/C2779843651', 'wikidata': 'https://www.wikidata.org/wiki/Q7390335', 'display_name': 'SIGNAL (programming language)', 'level': 2, 'score': 0.48108718}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.4675077}, {'id': 'https://openalex.org/C5291336', 'wikidata': 'https://www.wikidata.org/wiki/Q852341', 'display_name': 'Voltage-controlled oscillator', 'level': 3, 'score': 0.46683943}, {'id': 'https://openalex.org/C184670325', 'wikidata': 'https://www.wikidata.org/wiki/Q512604', 'display_name': 'Loop (graph theory)', 'level': 2, 'score': 0.44991374}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.3414148}, {'id': 'https://openalex.org/C89631360', 'wikidata': 'https://www.wikidata.org/wiki/Q1428766', 'display_name': 'Phase noise', 'level': 2, 'score': 0.33565617}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.26166868}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.1389535}, {'id': 'https://openalex.org/C165801399', 'wikidata': 'https://www.wikidata.org/wiki/Q25428', 'display_name': 'Voltage', 'level': 2, 'score': 0.060721695}, {'id': 'https://openalex.org/C114614502', 'wikidata': 'https://www.wikidata.org/wiki/Q76592', 'display_name': 'Combinatorics', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C199360897', 'wikidata': 'https://www.wikidata.org/wiki/Q9143', 'display_name': 'Programming language', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://en.cnki.com.cn/Article_en/CJFDTOTAL-SXTT200801011.htm', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2765037298', 'display_name': 'Journal of Time and Frequency', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 0, 'referenced_works': [], 'related_works': ['https://openalex.org/W3012403962', 'https://openalex.org/W2390631902', 'https://openalex.org/W2387514935', 'https://openalex.org/W2378184944', 'https://openalex.org/W2376731877', 'https://openalex.org/W2375072050', 'https://openalex.org/W2373922889', 'https://openalex.org/W2371350995', 'https://openalex.org/W2370944718', 'https://openalex.org/W2370714826', 'https://openalex.org/W2370071821', 'https://openalex.org/W2370016979', 'https://openalex.org/W2357707916', 'https://openalex.org/W2355382277', 'https://openalex.org/W2350523680', 'https://openalex.org/W2350049513', 'https://openalex.org/W2349144565', 'https://openalex.org/W2347994445', 'https://openalex.org/W2093119242', 'https://openalex.org/W2029065432'], 'abstract_inverted_index': {'A': [0], 'design': [1, 27], 'scheme': [2], 'of': [3, 38, 47, 54, 57, 64], 'wide': [4], 'band': [5], 'frequency': [6, 20, 49, 62], 'synthesizer': [7, 21, 50], 'based': [8], 'on': [9], 'phase-locked': [10, 29], 'loop(PLL),which': [11], 'can': [12], 'produce': [13], 'high': [14], 'quality': [15], 'sinusoidal': [16], 'signal,is': [17], 'described.The': [18], 'PLL': [19], 'chip': [22], 'ADF4360-7': [23, 39], 'is': [24, 40], 'used': [25], 'to': [26], 'the': [28, 44, 48], 'loop': [30], 'circuit': [31, 45], 'in': [32], 'this': [33], 'system.The': [34], 'principle': [35], 'and': [36, 43], 'configuration': [37], 'introduced': [41], 'briefly': [42], 'parameters': [46], 'are': [51], 'given.This': [52], 'kind': [53], 'local': [55], 'oscillator': [56], 'wideband': [58], 'signal': [59], 'allows': [60], 'a': [61], 'range': [63], '500': [65], 'MHz～1GHz.': [66]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2386164601', 'counts_by_year': [], 'updated_date': '2024-12-07T02:01:58.224701', 'created_date': '2016-06-24'}