Publication Information

{'id': 'https://openalex.org/W2359366503', 'doi': None, 'title': 'Design and Realization of PLL Frequency Synthesizer Based on MC145156-2', 'display_name': 'Design and Realization of PLL Frequency Synthesizer Based on MC145156-2', 'publication_year': 2007, 'publication_date': '2007-01-01', 'ids': {'openalex': 'https://openalex.org/W2359366503', 'mag': '2359366503'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'http://en.cnki.com.cn/Article_en/CJFDTOTAL-WHZG200701008.htm', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2764704762', 'display_name': 'Journal of Jianghan University', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4324114236', 'host_organization_name': 'Jianghan University', 'host_organization_lineage': ['https://openalex.org/P4324114236'], 'host_organization_lineage_names': ['Jianghan University'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'journal-article', 'indexed_in': [], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5090831580', 'display_name': 'Fei Zhou', 'orcid': 'https://orcid.org/0000-0003-1216-2181'}, 'institutions': [], 'countries': [], 'is_corresponding': True, 'raw_author_name': 'Zhou Fei', 'raw_affiliation_strings': [',XIAO Yun-hong'], 'affiliations': [{'raw_affiliation_string': ',XIAO Yun-hong', 'institution_ids': []}]}], 'institution_assertions': [], 'countries_distinct_count': 0, 'institutions_distinct_count': 0, 'corresponding_author_ids': ['https://openalex.org/A5090831580'], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': False, 'cited_by_count': 0, 'citation_normalized_percentile': {'value': 0.0, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 0, 'max': 63}, 'biblio': {'volume': None, 'issue': None, 'first_page': None, 'last_page': None}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T13734', 'display_name': 'Advanced Computational Techniques and Applications', 'score': 0.9879, 'subfield': {'id': 'https://openalex.org/subfields/1702', 'display_name': 'Artificial Intelligence'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T13734', 'display_name': 'Advanced Computational Techniques and Applications', 'score': 0.9879, 'subfield': {'id': 'https://openalex.org/subfields/1702', 'display_name': 'Artificial Intelligence'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T12941', 'display_name': 'Embedded Systems and FPGA Design', 'score': 0.9135, 'subfield': {'id': 'https://openalex.org/subfields/2207', 'display_name': 'Control and Systems Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/pll-multibit', 'display_name': 'PLL multibit', 'score': 0.8703816}, {'id': 'https://openalex.org/keywords/realization', 'display_name': 'Realization (probability)', 'score': 0.74898577}, {'id': 'https://openalex.org/keywords/direct-digital-synthesizer', 'display_name': 'Direct digital synthesizer', 'score': 0.6919476}, {'id': 'https://openalex.org/keywords/frequency-multiplier', 'display_name': 'Frequency multiplier', 'score': 0.43469167}], 'concepts': [{'id': 'https://openalex.org/C12707504', 'wikidata': 'https://www.wikidata.org/wiki/Q52637', 'display_name': 'Phase-locked loop', 'level': 3, 'score': 0.9559433}, {'id': 'https://openalex.org/C182099602', 'wikidata': 'https://www.wikidata.org/wiki/Q2660678', 'display_name': 'Frequency synthesizer', 'level': 4, 'score': 0.90372777}, {'id': 'https://openalex.org/C77881186', 'wikidata': 'https://www.wikidata.org/wiki/Q7119642', 'display_name': 'PLL multibit', 'level': 4, 'score': 0.8703816}, {'id': 'https://openalex.org/C2781089630', 'wikidata': 'https://www.wikidata.org/wiki/Q21856745', 'display_name': 'Realization (probability)', 'level': 2, 'score': 0.74898577}, {'id': 'https://openalex.org/C166089067', 'wikidata': 'https://www.wikidata.org/wiki/Q1227465', 'display_name': 'Direct digital synthesizer', 'level': 5, 'score': 0.6919476}, {'id': 'https://openalex.org/C184670325', 'wikidata': 'https://www.wikidata.org/wiki/Q512604', 'display_name': 'Loop (graph theory)', 'level': 2, 'score': 0.5558671}, {'id': 'https://openalex.org/C165005293', 'wikidata': 'https://www.wikidata.org/wiki/Q1074500', 'display_name': 'Chip', 'level': 2, 'score': 0.5076195}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.49206966}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.44512767}, {'id': 'https://openalex.org/C146002875', 'wikidata': 'https://www.wikidata.org/wiki/Q1074289', 'display_name': 'Frequency multiplier', 'level': 3, 'score': 0.43469167}, {'id': 'https://openalex.org/C47446073', 'wikidata': 'https://www.wikidata.org/wiki/Q5165890', 'display_name': 'Control theory (sociology)', 'level': 3, 'score': 0.32273108}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.31471166}, {'id': 'https://openalex.org/C89631360', 'wikidata': 'https://www.wikidata.org/wiki/Q1428766', 'display_name': 'Phase noise', 'level': 2, 'score': 0.28165522}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.14740732}, {'id': 'https://openalex.org/C76155785', 'wikidata': 'https://www.wikidata.org/wiki/Q418', 'display_name': 'Telecommunications', 'level': 1, 'score': 0.14226037}, {'id': 'https://openalex.org/C46362747', 'wikidata': 'https://www.wikidata.org/wiki/Q173431', 'display_name': 'CMOS', 'level': 2, 'score': 0.06598878}, {'id': 'https://openalex.org/C105795698', 'wikidata': 'https://www.wikidata.org/wiki/Q12483', 'display_name': 'Statistics', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C2775924081', 'wikidata': 'https://www.wikidata.org/wiki/Q55608371', 'display_name': 'Control (management)', 'level': 2, 'score': 0.0}, {'id': 'https://openalex.org/C114614502', 'wikidata': 'https://www.wikidata.org/wiki/Q76592', 'display_name': 'Combinatorics', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C154945302', 'wikidata': 'https://www.wikidata.org/wiki/Q11660', 'display_name': 'Artificial intelligence', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'http://en.cnki.com.cn/Article_en/CJFDTOTAL-WHZG200701008.htm', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2764704762', 'display_name': 'Journal of Jianghan University', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4324114236', 'host_organization_name': 'Jianghan University', 'host_organization_lineage': ['https://openalex.org/P4324114236'], 'host_organization_lineage_names': ['Jianghan University'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 0, 'referenced_works': [], 'related_works': ['https://openalex.org/W3142178866', 'https://openalex.org/W2618018768', 'https://openalex.org/W2393010087', 'https://openalex.org/W2387514935', 'https://openalex.org/W2386164601', 'https://openalex.org/W2381483265', 'https://openalex.org/W2378184944', 'https://openalex.org/W2376731877', 'https://openalex.org/W2376421545', 'https://openalex.org/W2375072050', 'https://openalex.org/W2374702664', 'https://openalex.org/W2360323271', 'https://openalex.org/W2358805383', 'https://openalex.org/W2350523680', 'https://openalex.org/W2350406101', 'https://openalex.org/W2349144565', 'https://openalex.org/W2118000296', 'https://openalex.org/W2117349133', 'https://openalex.org/W2110035284', 'https://openalex.org/W2029065432'], 'abstract_inverted_index': {'Introducesthe': [0], 'principle': [1], 'of': [2, 13, 47], 'phase': [3, 22], 'locked': [4, 23], 'loop': [5, 24], 'frequency': [6, 25, 45], 'synthesizer': [7, 26], 'and': [8, 42], 'analyzes': [9], 'the': [10, 38], 'performance': [11], 'characteristics': [12], 'PLLchip': [14], 'MC145156-2.': [15, 32], 'Then': [16], 'presents': [17], 'an': [18], 'example': [19], 'that': [20, 37], 'a': [21], 'is': [27, 40, 50], 'designed': [28], 'with': [29], 'PLL': [30], 'chip': [31], 'The': [33, 44], 'experimental': [34], 'results': [35], 'prove': [36], 'design': [39], 'reasonable': [41], 'practicable.': [43], 'stability': [46], 'this': [48], 'system': [49], 'better': [51], 'than': [52], '10~(-7).': [53]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2359366503', 'counts_by_year': [], 'updated_date': '2024-12-12T01:48:33.285483', 'created_date': '2016-06-24'}