Publication Information

{'id': 'https://openalex.org/W2118000296', 'doi': 'https://doi.org/10.1109/iscas.2006.1693276', 'title': 'An adaptive frequency synthesizer architecture reducing reference sidebands', 'display_name': 'An adaptive frequency synthesizer architecture reducing reference sidebands', 'publication_year': 2006, 'publication_date': '2006-09-22', 'ids': {'openalex': 'https://openalex.org/W2118000296', 'doi': 'https://doi.org/10.1109/iscas.2006.1693276', 'mag': '2118000296'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/iscas.2006.1693276', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4363604427', 'display_name': '1993 IEEE International Symposium on Circuits and Systems', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'conference'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5101619548', 'display_name': 'Haiyong Wang', 'orcid': 'https://orcid.org/0000-0002-0787-3678'}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'None Haiyong Wang', 'raw_affiliation_strings': ['Beijing LHWT Microelectron. Inc.'], 'affiliations': [{'raw_affiliation_string': 'Beijing LHWT Microelectron. Inc.', 'institution_ids': []}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5019545421', 'display_name': 'Guoliang Shou', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'None Guoliang Shou', 'raw_affiliation_strings': ['Beijing LHWT Microelectron. Inc.'], 'affiliations': [{'raw_affiliation_string': 'Beijing LHWT Microelectron. Inc.', 'institution_ids': []}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5110665174', 'display_name': 'Nanjian Wu', 'orcid': 'https://orcid.org/0000-0001-8022-0262'}, 'institutions': [{'id': 'https://openalex.org/I4210089056', 'display_name': 'Beijing Microelectronics Technology Institute', 'ror': 'https://ror.org/007y7ej30', 'country_code': 'CN', 'type': 'other', 'lineage': ['https://openalex.org/I4210089056']}], 'countries': ['CN'], 'is_corresponding': False, 'raw_author_name': 'None Nanjian Wu', 'raw_affiliation_strings': ['[Beijing LHWT Microelectronics, Inc., Beijing, China]'], 'affiliations': [{'raw_affiliation_string': '[Beijing LHWT Microelectronics, Inc., Beijing, China]', 'institution_ids': ['https://openalex.org/I4210089056']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.427, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 11, 'citation_normalized_percentile': {'value': 0.811096, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 82, 'max': 83}, 'biblio': {'volume': None, 'issue': None, 'first_page': '4', 'last_page': '4'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10187', 'display_name': 'Radio Frequency Integrated Circuit Design', 'score': 0.9967, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11444', 'display_name': 'Electromagnetic Compatibility and Noise Suppression', 'score': 0.9951, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/direct-digital-synthesizer', 'display_name': 'Direct digital synthesizer', 'score': 0.804731}, {'id': 'https://openalex.org/keywords/phase-frequency-detector', 'display_name': 'Phase frequency detector', 'score': 0.4463269}], 'concepts': [{'id': 'https://openalex.org/C182099602', 'wikidata': 'https://www.wikidata.org/wiki/Q2660678', 'display_name': 'Frequency synthesizer', 'level': 4, 'score': 0.93506277}, {'id': 'https://openalex.org/C12707504', 'wikidata': 'https://www.wikidata.org/wiki/Q52637', 'display_name': 'Phase-locked loop', 'level': 3, 'score': 0.86462045}, {'id': 'https://openalex.org/C166089067', 'wikidata': 'https://www.wikidata.org/wiki/Q1227465', 'display_name': 'Direct digital synthesizer', 'level': 5, 'score': 0.804731}, {'id': 'https://openalex.org/C184670325', 'wikidata': 'https://www.wikidata.org/wiki/Q512604', 'display_name': 'Loop (graph theory)', 'level': 2, 'score': 0.6500378}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.4868733}, {'id': 'https://openalex.org/C46362747', 'wikidata': 'https://www.wikidata.org/wiki/Q173431', 'display_name': 'CMOS', 'level': 2, 'score': 0.47145423}, {'id': 'https://openalex.org/C2776158855', 'wikidata': 'https://www.wikidata.org/wiki/Q2085341', 'display_name': 'Phase frequency detector', 'level': 5, 'score': 0.4463269}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.44405028}, {'id': 'https://openalex.org/C89631360', 'wikidata': 'https://www.wikidata.org/wiki/Q1428766', 'display_name': 'Phase noise', 'level': 2, 'score': 0.29249388}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.250837}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.21983042}, {'id': 'https://openalex.org/C114825011', 'wikidata': 'https://www.wikidata.org/wiki/Q440704', 'display_name': 'Charge pump', 'level': 4, 'score': 0.11312783}, {'id': 'https://openalex.org/C165801399', 'wikidata': 'https://www.wikidata.org/wiki/Q25428', 'display_name': 'Voltage', 'level': 2, 'score': 0.087874115}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.06286681}, {'id': 'https://openalex.org/C52192207', 'wikidata': 'https://www.wikidata.org/wiki/Q5322', 'display_name': 'Capacitor', 'level': 3, 'score': 0.062838316}, {'id': 'https://openalex.org/C114614502', 'wikidata': 'https://www.wikidata.org/wiki/Q76592', 'display_name': 'Combinatorics', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/iscas.2006.1693276', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4363604427', 'display_name': '1993 IEEE International Symposium on Circuits and Systems', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'conference'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 5, 'referenced_works': ['https://openalex.org/W2126095665', 'https://openalex.org/W2128544353', 'https://openalex.org/W2145488467', 'https://openalex.org/W2151823615', 'https://openalex.org/W2155424442'], 'related_works': ['https://openalex.org/W3145870900', 'https://openalex.org/W2379961307', 'https://openalex.org/W2376421545', 'https://openalex.org/W2374761771', 'https://openalex.org/W2371350995', 'https://openalex.org/W2359366503', 'https://openalex.org/W2354027044', 'https://openalex.org/W2353586717', 'https://openalex.org/W2351326249', 'https://openalex.org/W2350523680'], 'abstract_inverted_index': {'An': [0], 'adaptive': [1], 'phase-locked': [2], 'loop': [3, 31, 48, 59], '(PLL)': [4], 'frequency': [5, 17, 36, 70, 89, 99], 'synthesizer': [6, 18, 37, 71, 90], 'architecture': [7, 22], 'for': [8, 32, 49], 'reducing': [9, 50], 'reference': [10, 51, 84], 'sidebands': [11, 52, 85], 'at': [12], 'the': [13, 16, 29, 34, 41, 43, 57, 83, 87, 97], 'output': [14], 'of': [15, 82, 86, 96], 'is': [19, 28, 46, 60, 72, 91], 'described.': [20], 'The': [21, 80], 'combines': [23], 'two': [24], 'tuning': [25], 'loops:': [26], 'one': [27, 45], 'main': [30, 58], 'locking': [33], 'PLL': [35], 'and': [38, 53], 'operating': [39, 54], 'all': [40], 'time,': [42], 'other': [44], 'auxiliary': [47], 'only': [55], 'when': [56], 'closely': [61], 'locked.': [62], 'A': [63], '1.8V': [64], '1GHz': [65], 'fully': [66], 'integrated': [67], 'CMOS': [68, 78], 'dual-loop': [69], 'designed': [73], 'in': [74], 'a': [75], '0.18/spl': [76], 'mu/m': [77], 'process.': [79], 'suppression': [81], 'proposed': [88], '13.8dB': [92], 'more': [93], 'than': [94], 'that': [95], 'general': [98], 'synthesizer.': [100]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2118000296', 'counts_by_year': [{'year': 2019, 'cited_by_count': 1}, {'year': 2017, 'cited_by_count': 1}, {'year': 2016, 'cited_by_count': 1}, {'year': 2012, 'cited_by_count': 1}], 'updated_date': '2024-12-24T14:05:01.740699', 'created_date': '2016-06-24'}