Publication Information

{'id': 'https://openalex.org/W2094329012', 'doi': 'https://doi.org/10.1109/inds.2009.5227993', 'title': 'Jitter robust DRAM modeling', 'display_name': 'Jitter robust DRAM modeling', 'publication_year': 2009, 'publication_date': '2009-07-01', 'ids': {'openalex': 'https://openalex.org/W2094329012', 'doi': 'https://doi.org/10.1109/inds.2009.5227993', 'mag': '2094329012'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/inds.2009.5227993', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5074557678', 'display_name': 'Md. Sayfullah', 'orcid': None}, 'institutions': [], 'countries': ['DE'], 'is_corresponding': True, 'raw_author_name': 'M. Sayfullah', 'raw_affiliation_strings': ['Qimonda AG, Munich, Germany'], 'affiliations': [{'raw_affiliation_string': 'Qimonda AG, Munich, Germany', 'institution_ids': []}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 0, 'corresponding_author_ids': ['https://openalex.org/A5074557678'], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 0, 'citation_normalized_percentile': {'value': 0.0, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 0, 'max': 64}, 'biblio': {'volume': None, 'issue': None, 'first_page': '1', 'last_page': '5'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 0.9998, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 0.9998, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10363', 'display_name': 'Low-power high-performance VLSI design', 'score': 0.9992, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10829', 'display_name': 'Interconnection Networks and Systems', 'score': 0.9982, 'subfield': {'id': 'https://openalex.org/subfields/1705', 'display_name': 'Computer Networks and Communications'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/dram', 'display_name': 'Dram', 'score': 0.9384662}], 'concepts': [{'id': 'https://openalex.org/C134652429', 'wikidata': 'https://www.wikidata.org/wiki/Q1052698', 'display_name': 'Jitter', 'level': 2, 'score': 0.96128047}, {'id': 'https://openalex.org/C7366592', 'wikidata': 'https://www.wikidata.org/wiki/Q1255620', 'display_name': 'Dram', 'level': 2, 'score': 0.9384662}, {'id': 'https://openalex.org/C12707504', 'wikidata': 'https://www.wikidata.org/wiki/Q52637', 'display_name': 'Phase-locked loop', 'level': 3, 'score': 0.69439983}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.5961083}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.3640988}, {'id': 'https://openalex.org/C9390403', 'wikidata': 'https://www.wikidata.org/wiki/Q3966', 'display_name': 'Computer hardware', 'level': 1, 'score': 0.24560785}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.16232216}, {'id': 'https://openalex.org/C76155785', 'wikidata': 'https://www.wikidata.org/wiki/Q418', 'display_name': 'Telecommunications', 'level': 1, 'score': 0.056959838}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/inds.2009.5227993', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 10, 'referenced_works': ['https://openalex.org/W1561990762', 'https://openalex.org/W1580654973', 'https://openalex.org/W1585651733', 'https://openalex.org/W2009275112', 'https://openalex.org/W2051221898', 'https://openalex.org/W2086336002', 'https://openalex.org/W2143232235', 'https://openalex.org/W2181651087', 'https://openalex.org/W2562256660', 'https://openalex.org/W2788595513'], 'related_works': ['https://openalex.org/W4391375266', 'https://openalex.org/W4225994594', 'https://openalex.org/W3213608175', 'https://openalex.org/W2748952813', 'https://openalex.org/W2315668284', 'https://openalex.org/W2155789024', 'https://openalex.org/W2139484866', 'https://openalex.org/W2121182846', 'https://openalex.org/W2094329012', 'https://openalex.org/W1994021281'], 'abstract_inverted_index': {'This': [0], 'paper': [1], 'presents': [2], 'jitter': [3, 23, 59], 'robust': [4], 'DRAM': [5, 14, 61, 72], 'modeling.': [6], 'Jitter': [7], 'analysis': [8], 'of': [9], 'mixed': [10, 38, 44], 'mode': [11, 45], 'PLL-DLL': [12, 46], 'in': [13, 60], 'environment': [15], 'has': [16], 'been': [17], 'carried': [18], 'out.': [19], 'According': [20], 'to': [21, 57, 66], 'the': [22, 50], 'type,': [24], 'this': [25], 'model': [26], 'can': [27, 48], 'be': [28], 'used': [29], 'as': [30], 'pure': [31, 34], 'PLL': [32, 54], 'or': [33, 36], 'DLL': [35, 56], 'a': [37], 'PLL-DLL.': [39], 'It': [40], 'is': [41, 63], 'observed': [42], 'that': [43], 'architecture': [47], 'combine': [49], 'advantage': [51], 'from': [52], 'both': [53, 68], 'and': [55, 70], 'reduce': [58], 'which': [62], 'very': [64], 'important': [65], 'cover': [67], 'consumer': [69], 'commodity': [71], 'applications.': [73]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2094329012', 'counts_by_year': [], 'updated_date': '2024-12-11T15:47:17.152087', 'created_date': '2016-06-24'}