Publication Information

{'id': 'https://openalex.org/W1994021281', 'doi': 'https://doi.org/10.1142/s0219691314500167', 'title': 'PREDICTING THE JITTER OF PLL–DLL BASED FREQUENCY SYNTHESIZERS', 'display_name': 'PREDICTING THE JITTER OF PLL–DLL BASED FREQUENCY SYNTHESIZERS', 'publication_year': 2013, 'publication_date': '2013-12-15', 'ids': {'openalex': 'https://openalex.org/W1994021281', 'doi': 'https://doi.org/10.1142/s0219691314500167', 'mag': '1994021281'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1142/s0219691314500167', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S56986848', 'display_name': 'International Journal of Wavelets Multiresolution and Information Processing', 'issn_l': '0219-6913', 'issn': ['0219-6913', '1793-690X'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310319815', 'host_organization_name': 'World Scientific', 'host_organization_lineage': ['https://openalex.org/P4310319815'], 'host_organization_lineage_names': ['World Scientific'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'journal-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5023557010', 'display_name': 'Govind Singh Patel', 'orcid': None}, 'institutions': [], 'countries': ['IN'], 'is_corresponding': False, 'raw_author_name': 'GOVIND S. PATEL', 'raw_affiliation_strings': ['ECED, Rawal Institute of Engineering and Technology, Faridabad, HR, 121002, India'], 'affiliations': [{'raw_affiliation_string': 'ECED, Rawal Institute of Engineering and Technology, Faridabad, HR, 121002, India', 'institution_ids': []}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5100365785', 'display_name': 'Sanjeev Sharma', 'orcid': 'https://orcid.org/0000-0002-3273-0708'}, 'institutions': [{'id': 'https://openalex.org/I162030827', 'display_name': 'Thapar Institute of Engineering & Technology', 'ror': 'https://ror.org/00wdq3744', 'country_code': 'IN', 'type': 'education', 'lineage': ['https://openalex.org/I162030827']}], 'countries': ['IN'], 'is_corresponding': False, 'raw_author_name': 'S. SHARMA', 'raw_affiliation_strings': ['ECED, Thapar University, Patiala PB, 147004, India'], 'affiliations': [{'raw_affiliation_string': 'ECED, Thapar University, Patiala PB, 147004, India', 'institution_ids': ['https://openalex.org/I162030827']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 0, 'citation_normalized_percentile': {'value': 0.0, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 0, 'max': 65}, 'biblio': {'volume': '12', 'issue': '02', 'first_page': '1450016', 'last_page': '1450016'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 0.9999, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 0.9999, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11034', 'display_name': 'Digital Filter Design and Implementation', 'score': 0.9974, 'subfield': {'id': 'https://openalex.org/subfields/1711', 'display_name': 'Signal Processing'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11697', 'display_name': 'Numerical Methods and Algorithms', 'score': 0.9958, 'subfield': {'id': 'https://openalex.org/subfields/1703', 'display_name': 'Computational Theory and Mathematics'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/pll-multibit', 'display_name': 'PLL multibit', 'score': 0.7740269}, {'id': 'https://openalex.org/keywords/lock', 'display_name': 'Lock (firearm)', 'score': 0.660675}, {'id': 'https://openalex.org/keywords/clock-recovery', 'display_name': 'Clock Recovery', 'score': 0.46728405}, {'id': 'https://openalex.org/keywords/delay-locked-loop', 'display_name': 'Delay-locked loop', 'score': 0.44120577}], 'concepts': [{'id': 'https://openalex.org/C134652429', 'wikidata': 'https://www.wikidata.org/wiki/Q1052698', 'display_name': 'Jitter', 'level': 2, 'score': 0.9627489}, {'id': 'https://openalex.org/C12707504', 'wikidata': 'https://www.wikidata.org/wiki/Q52637', 'display_name': 'Phase-locked loop', 'level': 3, 'score': 0.9407269}, {'id': 'https://openalex.org/C77881186', 'wikidata': 'https://www.wikidata.org/wiki/Q7119642', 'display_name': 'PLL multibit', 'level': 4, 'score': 0.7740269}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.6642662}, {'id': 'https://openalex.org/C174839445', 'wikidata': 'https://www.wikidata.org/wiki/Q1134386', 'display_name': 'Lock (firearm)', 'level': 2, 'score': 0.660675}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.5163795}, {'id': 'https://openalex.org/C184670325', 'wikidata': 'https://www.wikidata.org/wiki/Q512604', 'display_name': 'Loop (graph theory)', 'level': 2, 'score': 0.49300358}, {'id': 'https://openalex.org/C2779835379', 'wikidata': 'https://www.wikidata.org/wiki/Q2348121', 'display_name': 'Clock recovery', 'level': 4, 'score': 0.46728405}, {'id': 'https://openalex.org/C190462668', 'wikidata': 'https://www.wikidata.org/wiki/Q492265', 'display_name': 'Delay-locked loop', 'level': 4, 'score': 0.44120577}, {'id': 'https://openalex.org/C182099602', 'wikidata': 'https://www.wikidata.org/wiki/Q2660678', 'display_name': 'Frequency synthesizer', 'level': 4, 'score': 0.42060262}, {'id': 'https://openalex.org/C137059387', 'wikidata': 'https://www.wikidata.org/wiki/Q426882', 'display_name': 'Clock signal', 'level': 3, 'score': 0.21818891}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.18893072}, {'id': 'https://openalex.org/C76155785', 'wikidata': 'https://www.wikidata.org/wiki/Q418', 'display_name': 'Telecommunications', 'level': 1, 'score': 0.16055182}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.059388697}, {'id': 'https://openalex.org/C114614502', 'wikidata': 'https://www.wikidata.org/wiki/Q76592', 'display_name': 'Combinatorics', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C78519656', 'wikidata': 'https://www.wikidata.org/wiki/Q101333', 'display_name': 'Mechanical engineering', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1142/s0219691314500167', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S56986848', 'display_name': 'International Journal of Wavelets Multiresolution and Information Processing', 'issn_l': '0219-6913', 'issn': ['0219-6913', '1793-690X'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310319815', 'host_organization_name': 'World Scientific', 'host_organization_lineage': ['https://openalex.org/P4310319815'], 'host_organization_lineage_names': ['World Scientific'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 6, 'referenced_works': ['https://openalex.org/W1660954166', 'https://openalex.org/W2093818364', 'https://openalex.org/W2114811723', 'https://openalex.org/W2120579245', 'https://openalex.org/W2128446766', 'https://openalex.org/W4213220226'], 'related_works': ['https://openalex.org/W786718093', 'https://openalex.org/W3145870900', 'https://openalex.org/W2382613483', 'https://openalex.org/W2376731877', 'https://openalex.org/W2375072050', 'https://openalex.org/W2371350995', 'https://openalex.org/W2370926499', 'https://openalex.org/W2359366503', 'https://openalex.org/W2330020385', 'https://openalex.org/W2007789933'], 'abstract_inverted_index': {'Phase': [0], 'Lock': [1], 'Loop': [2], '(PLL)': [3], 'and': [4, 27, 45], 'Delay': [5], 'Locked': [6], 'Loops': [7], '(DLLs)': [8], 'are': [9], 'major': [10], 'analog': [11], 'circuits': [12], 'used': [13], 'for': [14, 64], 'many': [15], 'different': [16], 'communication': [17], 'applications': [18], 'such': [19], 'as': [20], 'frequency': [21], 'synthesizer,': [22], 'radio,': [23], 'computer,': [24], 'clock': [25], 'generation': [26], 'recovery,': [28], 'global': [29], 'positioning': [30], 'system': [31], 'etc.': [32], 'This': [33], 'paper': [34], 'developed': [35], 'a': [36, 60], 'methodical': [37], 'approach': [38, 52], 'to': [39], 'calculate': [40], 'jitter': [41, 75], 'of': [42, 50, 59, 67, 71, 76], 'the': [43, 57, 65, 68, 72], 'PLL': [44], 'DLL.': [46], 'The': [47], 'methodological': [48], 'nature': [49], 'our': [51], 'would': [53], 'manifest': [54], 'itself': [55], 'in': [56], 'development': [58], 'clear': [61], 'step-by-step': [62], 'procedure': [63], 'design': [66], 'constituent': [69], 'components': [70], 'same.': [73], 'Finally,': [74], 'DLL': [77], 'has': [78], 'been': [79], 'reduced': [80], 'by': [81], 'proposed': [82], 'technique.': [83]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W1994021281', 'counts_by_year': [], 'updated_date': '2024-12-13T07:22:25.512437', 'created_date': '2016-06-24'}