Publication Information

{'id': 'https://openalex.org/W4225994594', 'doi': 'https://doi.org/10.22214/ijraset.2022.41193', 'title': 'A Review on Design and Analysis of Low Power PLL for Digital Applications and Multiple Clocking Circuits', 'display_name': 'A Review on Design and Analysis of Low Power PLL for Digital Applications and Multiple Clocking Circuits', 'publication_year': 2022, 'publication_date': '2022-04-06', 'ids': {'openalex': 'https://openalex.org/W4225994594', 'doi': 'https://doi.org/10.22214/ijraset.2022.41193'}, 'language': 'en', 'primary_location': {'is_oa': True, 'landing_page_url': 'https://doi.org/10.22214/ijraset.2022.41193', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2764566388', 'display_name': 'International Journal for Research in Applied Science and Engineering Technology', 'issn_l': '2321-9653', 'issn': ['2321-9653'], 'is_oa': True, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4322614460', 'host_organization_name': 'International Journal for Research in Applied Science and Engineering Technology (IJRASET)', 'host_organization_lineage': ['https://openalex.org/P4322614460'], 'host_organization_lineage_names': ['International Journal for Research in Applied Science and Engineering Technology (IJRASET)'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}, 'type': 'review', 'type_crossref': 'journal-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': True, 'oa_status': 'gold', 'oa_url': 'https://doi.org/10.22214/ijraset.2022.41193', 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5011102438', 'display_name': 'Pooja Thool', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'Pooja Thool', 'raw_affiliation_strings': ['Department of VLSI, Department of Electronics & Telecommunication Engineering, Bapurao Deshmukh College of Engineering, Sewagram, Wardha -442 102'], 'affiliations': [{'raw_affiliation_string': 'Department of VLSI, Department of Electronics & Telecommunication Engineering, Bapurao Deshmukh College of Engineering, Sewagram, Wardha -442 102', 'institution_ids': []}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5085344349', 'display_name': 'J. D Dhande', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'Dr. J. D Dhande', 'raw_affiliation_strings': ['Department of VLSI, Department of Electronics & Telecommunication Engineering, Bapurao Deshmukh College of Engineering, Sewagram, Wardha -442 102'], 'affiliations': [{'raw_affiliation_string': 'Department of VLSI, Department of Electronics & Telecommunication Engineering, Bapurao Deshmukh College of Engineering, Sewagram, Wardha -442 102', 'institution_ids': []}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5024840094', 'display_name': 'Prof. Y. A. Sadawarte', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'Prof. Y. A. Sadawarte', 'raw_affiliation_strings': [], 'affiliations': []}], 'institution_assertions': [], 'countries_distinct_count': 0, 'institutions_distinct_count': 0, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': True, 'fulltext_origin': 'pdf', 'cited_by_count': 0, 'citation_normalized_percentile': {'value': 0.0, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 0, 'max': 60}, 'biblio': {'volume': '10', 'issue': '4', 'first_page': '178', 'last_page': '182'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 0.997, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 0.997, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11032', 'display_name': 'VLSI and Analog Circuit Testing', 'score': 0.9618, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11429', 'display_name': 'Semiconductor Lasers and Optical Devices', 'score': 0.9414, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/pll-multibit', 'display_name': 'PLL multibit', 'score': 0.69328356}], 'concepts': [{'id': 'https://openalex.org/C12707504', 'wikidata': 'https://www.wikidata.org/wiki/Q52637', 'display_name': 'Phase-locked loop', 'level': 3, 'score': 0.9355958}, {'id': 'https://openalex.org/C46362747', 'wikidata': 'https://www.wikidata.org/wiki/Q173431', 'display_name': 'CMOS', 'level': 2, 'score': 0.740101}, {'id': 'https://openalex.org/C77881186', 'wikidata': 'https://www.wikidata.org/wiki/Q7119642', 'display_name': 'PLL multibit', 'level': 4, 'score': 0.69328356}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.6927898}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.5926553}, {'id': 'https://openalex.org/C163258240', 'wikidata': 'https://www.wikidata.org/wiki/Q25342', 'display_name': 'Power (physics)', 'level': 2, 'score': 0.53663164}, {'id': 'https://openalex.org/C81843906', 'wikidata': 'https://www.wikidata.org/wiki/Q173156', 'display_name': 'Digital electronics', 'level': 3, 'score': 0.5172449}, {'id': 'https://openalex.org/C134146338', 'wikidata': 'https://www.wikidata.org/wiki/Q1815901', 'display_name': 'Electronic circuit', 'level': 2, 'score': 0.48279607}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.37907127}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.29506445}, {'id': 'https://openalex.org/C134652429', 'wikidata': 'https://www.wikidata.org/wiki/Q1052698', 'display_name': 'Jitter', 'level': 2, 'score': 0.20895424}, {'id': 'https://openalex.org/C121332964', 'wikidata': 'https://www.wikidata.org/wiki/Q413', 'display_name': 'Physics', 'level': 0, 'score': 0.070896566}, {'id': 'https://openalex.org/C62520636', 'wikidata': 'https://www.wikidata.org/wiki/Q944', 'display_name': 'Quantum mechanics', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': True, 'landing_page_url': 'https://doi.org/10.22214/ijraset.2022.41193', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2764566388', 'display_name': 'International Journal for Research in Applied Science and Engineering Technology', 'issn_l': '2321-9653', 'issn': ['2321-9653'], 'is_oa': True, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4322614460', 'host_organization_name': 'International Journal for Research in Applied Science and Engineering Technology (IJRASET)', 'host_organization_lineage': ['https://openalex.org/P4322614460'], 'host_organization_lineage_names': ['International Journal for Research in Applied Science and Engineering Technology (IJRASET)'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}], 'best_oa_location': {'is_oa': True, 'landing_page_url': 'https://doi.org/10.22214/ijraset.2022.41193', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2764566388', 'display_name': 'International Journal for Research in Applied Science and Engineering Technology', 'issn_l': '2321-9653', 'issn': ['2321-9653'], 'is_oa': True, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4322614460', 'host_organization_name': 'International Journal for Research in Applied Science and Engineering Technology (IJRASET)', 'host_organization_lineage': ['https://openalex.org/P4322614460'], 'host_organization_lineage_names': ['International Journal for Research in Applied Science and Engineering Technology (IJRASET)'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 10, 'referenced_works': ['https://openalex.org/W1975070757', 'https://openalex.org/W2047263413', 'https://openalex.org/W2070241898', 'https://openalex.org/W2594437342', 'https://openalex.org/W2613973792', 'https://openalex.org/W2743276501', 'https://openalex.org/W2811476088', 'https://openalex.org/W2969289005', 'https://openalex.org/W3012512206', 'https://openalex.org/W3127363062'], 'related_works': ['https://openalex.org/W4225994594', 'https://openalex.org/W2811476088', 'https://openalex.org/W2551612851', 'https://openalex.org/W2218086155', 'https://openalex.org/W2152797058', 'https://openalex.org/W2130767819', 'https://openalex.org/W2109859479', 'https://openalex.org/W2042788876', 'https://openalex.org/W1528236714', 'https://openalex.org/W1491025498'], 'abstract_inverted_index': {'Abstract:': [0], 'A': [1], 'phase': [2], 'locked': [3], 'loop': [4], '(PLL)': [5], 'is': [6, 35], 'a': [7, 36], 'basic': [8], 'element': [9, 38], 'of': [10, 49], 'many': [11, 43], 'communication': [12], 'and': [13], 'instrumentation': [14], 'domain.': [15], 'This': [16], 'paper': [17], 'discusses': [18], 'the': [19, 23, 47, 51, 54], 'challenges': [20], 'in': [21, 42, 56], 'designing': [22], 'low': [24, 66, 77], 'power': [25, 67], 'PLL': [26, 34, 68], 'for': [27, 31], 'multiple': [28], 'frequency': [29], 'output': [30], 'digital': [32], 'applications.': [33], 'key': [37], 'providing': [39], 'clocking': [40], 'scheme': [41], 'electronic': [44], 'circuits': [45], 'raises': [46], 'requirement': [48], 'decreasing': [50], 'power,': [52], 'with': [53, 69], 'advancement': [55], 'CMOS': [57], 'technology.': [58], 'In': [59], 'this': [60], 'work,': [61], 'we': [62], 'provide': [63], 'review': [64], 'on': [65], 'good': [70], 'stability.': [71], 'Keywords:': [72], 'Phase-locked': [73], 'loop,': [74], 'CMOS,': [75], 'Clocking,': [76], 'Power,': [78], 'Digital': [79], 'Applications,': [80], 'etc.': [81]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W4225994594', 'counts_by_year': [], 'updated_date': '2024-12-07T22:10:31.716893', 'created_date': '2022-05-05'}