Publication Information

{'id': 'https://openalex.org/W1990535547', 'doi': 'https://doi.org/10.1109/rsm.2011.6088306', 'title': 'Low dynamic power integrated circuits design using reliable cell-downsizing methodology', 'display_name': 'Low dynamic power integrated circuits design using reliable cell-downsizing methodology', 'publication_year': 2011, 'publication_date': '2011-09-01', 'ids': {'openalex': 'https://openalex.org/W1990535547', 'doi': 'https://doi.org/10.1109/rsm.2011.6088306', 'mag': '1990535547'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/rsm.2011.6088306', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4306422832', 'display_name': 'IEEE Regional Symposium on Micro and Nanoelectronics', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'conference'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5028782570', 'display_name': 'S. C. Seow', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I139322472', 'display_name': 'Universiti Sains Malaysia', 'ror': 'https://ror.org/02rgb2k63', 'country_code': 'MY', 'type': 'education', 'lineage': ['https://openalex.org/I139322472']}], 'countries': ['MY'], 'is_corresponding': False, 'raw_author_name': 'S. C. Seow', 'raw_affiliation_strings': ['School of Electrical and Electronic Engineering Universiti Sains Malaysia 14300 Nibong Tebal Penang Malaysia'], 'affiliations': [{'raw_affiliation_string': 'School of Electrical and Electronic Engineering Universiti Sains Malaysia 14300 Nibong Tebal Penang Malaysia', 'institution_ids': ['https://openalex.org/I139322472']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5006286208', 'display_name': 'Mohd Tafir Mustaffa', 'orcid': 'https://orcid.org/0000-0001-8319-4143'}, 'institutions': [{'id': 'https://openalex.org/I139322472', 'display_name': 'Universiti Sains Malaysia', 'ror': 'https://ror.org/02rgb2k63', 'country_code': 'MY', 'type': 'education', 'lineage': ['https://openalex.org/I139322472']}], 'countries': ['MY'], 'is_corresponding': False, 'raw_author_name': 'M. T. Mustaffa', 'raw_affiliation_strings': ['School of Electrical and Electronic Engineering Universiti Sains Malaysia 14300 Nibong Tebal Penang Malaysia'], 'affiliations': [{'raw_affiliation_string': 'School of Electrical and Electronic Engineering Universiti Sains Malaysia 14300 Nibong Tebal Penang Malaysia', 'institution_ids': ['https://openalex.org/I139322472']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5063628507', 'display_name': 'E. G. Yeoh', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I1343180700', 'display_name': 'Intel (United States)', 'ror': 'https://ror.org/01ek73717', 'country_code': 'US', 'type': 'company', 'lineage': ['https://openalex.org/I1343180700']}], 'countries': ['US'], 'is_corresponding': False, 'raw_author_name': 'E. G. Yeoh', 'raw_affiliation_strings': ['Intel Microelectronics (M) Sdn. Bhd., Bayan Lepas FTZ, Penang, Malaysia'], 'affiliations': [{'raw_affiliation_string': 'Intel Microelectronics (M) Sdn. Bhd., Bayan Lepas FTZ, Penang, Malaysia', 'institution_ids': ['https://openalex.org/I1343180700']}]}], 'institution_assertions': [], 'countries_distinct_count': 2, 'institutions_distinct_count': 2, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 0, 'citation_normalized_percentile': {'value': 0.0, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 0, 'max': 65}, 'biblio': {'volume': None, 'issue': None, 'first_page': '123', 'last_page': '127'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T10363', 'display_name': 'Low-power high-performance VLSI design', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T10363', 'display_name': 'Low-power high-performance VLSI design', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10558', 'display_name': 'Advancements in Semiconductor Devices and Circuit Design', 'score': 0.9994, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11522', 'display_name': 'VLSI and FPGA Design Techniques', 'score': 0.9993, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/integrated-circuit-design', 'display_name': 'Integrated circuit design', 'score': 0.61791664}, {'id': 'https://openalex.org/keywords/electronic-design-automation', 'display_name': 'Electronic design automation', 'score': 0.57911897}, {'id': 'https://openalex.org/keywords/design-methods', 'display_name': 'Design methods', 'score': 0.55452204}, {'id': 'https://openalex.org/keywords/dynamic-demand', 'display_name': 'Dynamic demand', 'score': 0.5472051}, {'id': 'https://openalex.org/keywords/standard-cell', 'display_name': 'Standard cell', 'score': 0.5264483}, {'id': 'https://openalex.org/keywords/power-optimization', 'display_name': 'Power Optimization', 'score': 0.49110842}, {'id': 'https://openalex.org/keywords/low-power-electronics', 'display_name': 'Low-power electronics', 'score': 0.43331373}], 'concepts': [{'id': 'https://openalex.org/C2777767291', 'wikidata': 'https://www.wikidata.org/wiki/Q1080291', 'display_name': 'Sizing', 'level': 2, 'score': 0.7412586}, {'id': 'https://openalex.org/C74524168', 'wikidata': 'https://www.wikidata.org/wiki/Q1074539', 'display_name': 'Integrated circuit design', 'level': 2, 'score': 0.61791664}, {'id': 'https://openalex.org/C64260653', 'wikidata': 'https://www.wikidata.org/wiki/Q1194864', 'display_name': 'Electronic design automation', 'level': 2, 'score': 0.57911897}, {'id': 'https://openalex.org/C138852830', 'wikidata': 'https://www.wikidata.org/wiki/Q2292993', 'display_name': 'Design methods', 'level': 2, 'score': 0.55452204}, {'id': 'https://openalex.org/C45872418', 'wikidata': 'https://www.wikidata.org/wiki/Q5318966', 'display_name': 'Dynamic demand', 'level': 3, 'score': 0.5472051}, {'id': 'https://openalex.org/C200601418', 'wikidata': 'https://www.wikidata.org/wiki/Q2193887', 'display_name': 'Reliability engineering', 'level': 1, 'score': 0.5339768}, {'id': 'https://openalex.org/C78401558', 'wikidata': 'https://www.wikidata.org/wiki/Q464496', 'display_name': 'Standard cell', 'level': 3, 'score': 0.5264483}, {'id': 'https://openalex.org/C111335779', 'wikidata': 'https://www.wikidata.org/wiki/Q3454686', 'display_name': 'Reduction (mathematics)', 'level': 2, 'score': 0.5219828}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.5083818}, {'id': 'https://openalex.org/C190560348', 'wikidata': 'https://www.wikidata.org/wiki/Q3245116', 'display_name': 'Circuit design', 'level': 2, 'score': 0.49715284}, {'id': 'https://openalex.org/C168292644', 'wikidata': 'https://www.wikidata.org/wiki/Q10860336', 'display_name': 'Power optimization', 'level': 4, 'score': 0.49110842}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.48443773}, {'id': 'https://openalex.org/C2776036281', 'wikidata': 'https://www.wikidata.org/wiki/Q48769818', 'display_name': 'Constraint (computer-aided design)', 'level': 2, 'score': 0.47682825}, {'id': 'https://openalex.org/C188817802', 'wikidata': 'https://www.wikidata.org/wiki/Q13426855', 'display_name': 'Physical design', 'level': 3, 'score': 0.4704793}, {'id': 'https://openalex.org/C163258240', 'wikidata': 'https://www.wikidata.org/wiki/Q25342', 'display_name': 'Power (physics)', 'level': 2, 'score': 0.45850047}, {'id': 'https://openalex.org/C117551214', 'wikidata': 'https://www.wikidata.org/wiki/Q6692774', 'display_name': 'Low-power electronics', 'level': 4, 'score': 0.43331373}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.36427188}, {'id': 'https://openalex.org/C530198007', 'wikidata': 'https://www.wikidata.org/wiki/Q80831', 'display_name': 'Integrated circuit', 'level': 2, 'score': 0.36138567}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.24478537}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.13072097}, {'id': 'https://openalex.org/C78519656', 'wikidata': 'https://www.wikidata.org/wiki/Q101333', 'display_name': 'Mechanical engineering', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C142362112', 'wikidata': 'https://www.wikidata.org/wiki/Q735', 'display_name': 'Art', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C121332964', 'wikidata': 'https://www.wikidata.org/wiki/Q413', 'display_name': 'Physics', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C2524010', 'wikidata': 'https://www.wikidata.org/wiki/Q8087', 'display_name': 'Geometry', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C2984118289', 'wikidata': 'https://www.wikidata.org/wiki/Q29954', 'display_name': 'Power consumption', 'level': 3, 'score': 0.0}, {'id': 'https://openalex.org/C153349607', 'wikidata': 'https://www.wikidata.org/wiki/Q36649', 'display_name': 'Visual arts', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C62520636', 'wikidata': 'https://www.wikidata.org/wiki/Q944', 'display_name': 'Quantum mechanics', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/rsm.2011.6088306', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4306422832', 'display_name': 'IEEE Regional Symposium on Micro and Nanoelectronics', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'conference'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'id': 'https://metadata.un.org/sdg/9', 'display_name': 'Industry, innovation and infrastructure', 'score': 0.51}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 10, 'referenced_works': ['https://openalex.org/W2013313624', 'https://openalex.org/W2097749440', 'https://openalex.org/W2100309594', 'https://openalex.org/W2131223787', 'https://openalex.org/W2167037406', 'https://openalex.org/W280926222', 'https://openalex.org/W3147052779', 'https://openalex.org/W4229807745', 'https://openalex.org/W4285719527', 'https://openalex.org/W942387266'], 'related_works': ['https://openalex.org/W4312327624', 'https://openalex.org/W4244696039', 'https://openalex.org/W2388589331', 'https://openalex.org/W2156138647', 'https://openalex.org/W2151657833', 'https://openalex.org/W2070693700', 'https://openalex.org/W2063821970', 'https://openalex.org/W1987597317', 'https://openalex.org/W1965232212', 'https://openalex.org/W1617216077'], 'abstract_inverted_index': {'The': [0, 104, 121, 128], 'continuous': [1], 'reduction': [2], 'of': [3, 43, 86, 145], 'feature': [4], 'size': [5, 116], 'and': [6, 31, 41, 72, 94, 137], 'increase': [7], 'in': [8, 19, 57, 69, 79, 84, 101], 'chip': [9], 'density': [10], 'have': [11], 'made': [12], 'power': [13, 29, 73, 147], 'becomes': [14], 'an': [15, 92], 'important': [16], 'design': [17, 26, 35, 59, 70, 80, 96, 136], 'parameter': [18], "today's": [20], 'deep': [21], 'submicron': [22], 'digital': [23], 'designs.': [24], 'Conversely,': [25], 'engineers': [27], 'perform': [28], 'estimation': [30], 'optimization': [32], 'at': [33], 'every': [34], 'stage': [36], 'to': [37, 53, 60, 150], 'improve': [38], 'the': [39, 44, 58, 77, 114, 138, 142], 'performance': [40], 'productivity': [42], 'design.': [45, 103], 'During': [46], 'most': [47], 'synthesis': [48, 50], 'process,': [49], 'tools': [51], 'prefer': [52], 'use': [54], 'larger': [55, 65], 'gates': [56], 'avoid': [61], 'timing': [62], 'violation.': [63], 'However,': [64], 'cells': [66, 78], 'imply': [67], 'increasing': [68], 'area': [71], 'dissipation.': [74], 'Over': [75], 'sizing': [76, 110], 'is': [81, 107, 117, 124, 130], 'a': [82, 108, 118, 125, 133], 'waste': [83], 'term': [85], 'resources.': [87], 'Hence,': [88], 'this': [89], 'research': [90], 'introduces': [91], 'effective': [93], 'reliable': [95], 'automation': [97], 'for': [98], 'cell-downsizing': [99, 122], 'methodology': [100, 106, 111, 123, 129], 'cell-based': [102], 'proposed': [105], 'discrete': [109, 119], 'that': [112], 'assumes': [113], 'gate': [115], 'variable.': [120], 'constraint': [126], 'optimization.': [127], 'tested': [131], 'using': [132], '22nm': [134], 'industry': [135], 'experiment': [139], 'result': [140], 'shows': [141], 'significant': [143], 'improvement': [144], 'dynamic': [146], 'dissipation': [148], 'up': [149], '36.29%.': [151]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W1990535547', 'counts_by_year': [], 'updated_date': '2024-12-10T17:34:31.379059', 'created_date': '2016-06-24'}