Get quick answers to your questions about the article from our AI researcher chatbot
{'id': 'https://openalex.org/W1617216077', 'doi': 'https://doi.org/10.1016/b978-075067194-1/50005-7', 'title': 'Layout design flows', 'display_name': 'Layout design flows', 'publication_year': 2000, 'publication_date': '2000-01-01', 'ids': {'openalex': 'https://openalex.org/W1617216077', 'doi': 'https://doi.org/10.1016/b978-075067194-1/50005-7', 'mag': '1617216077'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1016/b978-075067194-1/50005-7', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4306463230', 'display_name': 'Elsevier eBooks', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4310320990', 'host_organization_name': 'Elsevier BV', 'host_organization_lineage': ['https://openalex.org/P4310320990'], 'host_organization_lineage_names': ['Elsevier BV'], 'type': 'ebook platform'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'book-chapter', 'type_crossref': 'book-chapter', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5074855714', 'display_name': 'Dan Clein', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'Dan Clein', 'raw_affiliation_strings': ['Technical Contributor'], 'affiliations': [{'raw_affiliation_string': 'Technical Contributor', 'institution_ids': []}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5090318938', 'display_name': 'Gregg Simokura', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'Gregg Simokura', 'raw_affiliation_strings': ['Technical Contributor'], 'affiliations': [{'raw_affiliation_string': 'Technical Contributor', 'institution_ids': []}]}], 'institution_assertions': [], 'countries_distinct_count': 0, 'institutions_distinct_count': 0, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': False, 'cited_by_count': 0, 'citation_normalized_percentile': {'value': 0.0, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 0, 'max': 58}, 'biblio': {'volume': None, 'issue': None, 'first_page': '68', 'last_page': '90'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T11159', 'display_name': 'Manufacturing Process and Optimization', 'score': 0.6759, 'subfield': {'id': 'https://openalex.org/subfields/2209', 'display_name': 'Industrial and Manufacturing Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T11159', 'display_name': 'Manufacturing Process and Optimization', 'score': 0.6759, 'subfield': {'id': 'https://openalex.org/subfields/2209', 'display_name': 'Industrial and Manufacturing Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11522', 'display_name': 'VLSI and FPGA Design Techniques', 'score': 0.6218, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/design-flow', 'display_name': 'Design flow', 'score': 0.71174586}, {'id': 'https://openalex.org/keywords/standard-cell', 'display_name': 'Standard cell', 'score': 0.70072764}, {'id': 'https://openalex.org/keywords/application-specific-integrated-circuit', 'display_name': 'Application-specific integrated circuit', 'score': 0.6412324}, {'id': 'https://openalex.org/keywords/integrated-circuit-design', 'display_name': 'Integrated circuit design', 'score': 0.50541043}, {'id': 'https://openalex.org/keywords/page-layout', 'display_name': 'Page layout', 'score': 0.4950849}, {'id': 'https://openalex.org/keywords/representation', 'display_name': 'Representation', 'score': 0.46914783}, {'id': 'https://openalex.org/keywords/integrated-circuit-layout', 'display_name': 'Integrated circuit layout', 'score': 0.46218097}, {'id': 'https://openalex.org/keywords/ic-layout-editor', 'display_name': 'IC layout editor', 'score': 0.42334837}], 'concepts': [{'id': 'https://openalex.org/C37135326', 'wikidata': 'https://www.wikidata.org/wiki/Q931942', 'display_name': 'Design flow', 'level': 2, 'score': 0.71174586}, {'id': 'https://openalex.org/C78401558', 'wikidata': 'https://www.wikidata.org/wiki/Q464496', 'display_name': 'Standard cell', 'level': 3, 'score': 0.70072764}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.6648959}, {'id': 'https://openalex.org/C77390884', 'wikidata': 'https://www.wikidata.org/wiki/Q217302', 'display_name': 'Application-specific integrated circuit', 'level': 2, 'score': 0.6412324}, {'id': 'https://openalex.org/C188817802', 'wikidata': 'https://www.wikidata.org/wiki/Q13426855', 'display_name': 'Physical design', 'level': 3, 'score': 0.6411593}, {'id': 'https://openalex.org/C165005293', 'wikidata': 'https://www.wikidata.org/wiki/Q1074500', 'display_name': 'Chip', 'level': 2, 'score': 0.56825066}, {'id': 'https://openalex.org/C74524168', 'wikidata': 'https://www.wikidata.org/wiki/Q1074539', 'display_name': 'Integrated circuit design', 'level': 2, 'score': 0.50541043}, {'id': 'https://openalex.org/C188985296', 'wikidata': 'https://www.wikidata.org/wiki/Q868954', 'display_name': 'Page layout', 'level': 2, 'score': 0.4950849}, {'id': 'https://openalex.org/C2776359362', 'wikidata': 'https://www.wikidata.org/wiki/Q2145286', 'display_name': 'Representation (politics)', 'level': 3, 'score': 0.46914783}, {'id': 'https://openalex.org/C2765594', 'wikidata': 'https://www.wikidata.org/wiki/Q2624187', 'display_name': 'Integrated circuit layout', 'level': 3, 'score': 0.46218097}, {'id': 'https://openalex.org/C177264268', 'wikidata': 'https://www.wikidata.org/wiki/Q1514741', 'display_name': 'Set (abstract data type)', 'level': 2, 'score': 0.43153483}, {'id': 'https://openalex.org/C5546195', 'wikidata': 'https://www.wikidata.org/wiki/Q5969842', 'display_name': 'IC layout editor', 'level': 5, 'score': 0.42334837}, {'id': 'https://openalex.org/C38349280', 'wikidata': 'https://www.wikidata.org/wiki/Q1434290', 'display_name': 'Flow (mathematics)', 'level': 2, 'score': 0.4216551}, {'id': 'https://openalex.org/C118524514', 'wikidata': 'https://www.wikidata.org/wiki/Q173212', 'display_name': 'Computer architecture', 'level': 1, 'score': 0.41828823}, {'id': 'https://openalex.org/C2777210771', 'wikidata': 'https://www.wikidata.org/wiki/Q4927124', 'display_name': 'Block (permutation group theory)', 'level': 2, 'score': 0.41499078}, {'id': 'https://openalex.org/C190560348', 'wikidata': 'https://www.wikidata.org/wiki/Q3245116', 'display_name': 'Circuit design', 'level': 2, 'score': 0.37944847}, {'id': 'https://openalex.org/C9390403', 'wikidata': 'https://www.wikidata.org/wiki/Q3966', 'display_name': 'Computer hardware', 'level': 1, 'score': 0.35148782}, {'id': 'https://openalex.org/C530198007', 'wikidata': 'https://www.wikidata.org/wiki/Q80831', 'display_name': 'Integrated circuit', 'level': 2, 'score': 0.33931047}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.3049837}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.22353676}, {'id': 'https://openalex.org/C26490066', 'wikidata': 'https://www.wikidata.org/wiki/Q17006835', 'display_name': 'Circuit extraction', 'level': 4, 'score': 0.21852782}, {'id': 'https://openalex.org/C199360897', 'wikidata': 'https://www.wikidata.org/wiki/Q9143', 'display_name': 'Programming language', 'level': 1, 'score': 0.1395329}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.09133518}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.09055412}, {'id': 'https://openalex.org/C23572009', 'wikidata': 'https://www.wikidata.org/wiki/Q964981', 'display_name': 'Equivalent circuit', 'level': 3, 'score': 0.0}, {'id': 'https://openalex.org/C165801399', 'wikidata': 'https://www.wikidata.org/wiki/Q25428', 'display_name': 'Voltage', 'level': 2, 'score': 0.0}, {'id': 'https://openalex.org/C112698675', 'wikidata': 'https://www.wikidata.org/wiki/Q37038', 'display_name': 'Advertising', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C199539241', 'wikidata': 'https://www.wikidata.org/wiki/Q7748', 'display_name': 'Law', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C144133560', 'wikidata': 'https://www.wikidata.org/wiki/Q4830453', 'display_name': 'Business', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C111919701', 'wikidata': 'https://www.wikidata.org/wiki/Q9135', 'display_name': 'Operating system', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C76155785', 'wikidata': 'https://www.wikidata.org/wiki/Q418', 'display_name': 'Telecommunications', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C2524010', 'wikidata': 'https://www.wikidata.org/wiki/Q8087', 'display_name': 'Geometry', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C17744445', 'wikidata': 'https://www.wikidata.org/wiki/Q36442', 'display_name': 'Political science', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C94625758', 'wikidata': 'https://www.wikidata.org/wiki/Q7163', 'display_name': 'Politics', 'level': 2, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1016/b978-075067194-1/50005-7', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4306463230', 'display_name': 'Elsevier eBooks', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4310320990', 'host_organization_name': 'Elsevier BV', 'host_organization_lineage': ['https://openalex.org/P4310320990'], 'host_organization_lineage_names': ['Elsevier BV'], 'type': 'ebook platform'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'id': 'https://metadata.un.org/sdg/9', 'score': 0.42, 'display_name': 'Industry, innovation and infrastructure'}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 0, 'referenced_works': [], 'related_works': ['https://openalex.org/W583900352', 'https://openalex.org/W2595178692', 'https://openalex.org/W2466238913', 'https://openalex.org/W2376726667', 'https://openalex.org/W2376028644', 'https://openalex.org/W2357425846', 'https://openalex.org/W2165817382', 'https://openalex.org/W2125213949', 'https://openalex.org/W2091329789', 'https://openalex.org/W162881505'], 'abstract_inverted_index': None, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W1617216077', 'counts_by_year': [], 'updated_date': '2024-12-16T04:37:36.757256', 'created_date': '2016-06-24'}