Publication Information

{'id': 'https://openalex.org/W4244696039', 'doi': 'https://doi.org/10.1109/dac.2006.229186', 'title': 'Physical design methodology of power gating circuits for standard-cell-based design', 'display_name': 'Physical design methodology of power gating circuits for standard-cell-based design', 'publication_year': 2006, 'publication_date': '2006-01-01', 'ids': {'openalex': 'https://openalex.org/W4244696039', 'doi': 'https://doi.org/10.1109/dac.2006.229186'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/dac.2006.229186', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4210231368', 'display_name': 'Proceedings - ACM IEEE Design Automation Conference', 'issn_l': '0738-100X', 'issn': ['0738-100X'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310319798', 'host_organization_name': 'Association for Computing Machinery', 'host_organization_lineage': ['https://openalex.org/P4310319798'], 'host_organization_lineage_names': ['Association for Computing Machinery'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5001639868', 'display_name': 'Hyung-Ock Kim', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I157485424', 'display_name': 'Korea Advanced Institute of Science and Technology', 'ror': 'https://ror.org/05apxxy63', 'country_code': 'KR', 'type': 'education', 'lineage': ['https://openalex.org/I157485424']}], 'countries': ['KR'], 'is_corresponding': False, 'raw_author_name': 'None Hyung-Ock Kim', 'raw_affiliation_strings': ['Department of Electrical Engineering, KAIST, Daejeon, South Korea'], 'affiliations': [{'raw_affiliation_string': 'Department of Electrical Engineering, KAIST, Daejeon, South Korea', 'institution_ids': ['https://openalex.org/I157485424']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5020011072', 'display_name': 'Youngsoo Shin', 'orcid': 'https://orcid.org/0000-0002-7474-9212'}, 'institutions': [{'id': 'https://openalex.org/I157485424', 'display_name': 'Korea Advanced Institute of Science and Technology', 'ror': 'https://ror.org/05apxxy63', 'country_code': 'KR', 'type': 'education', 'lineage': ['https://openalex.org/I157485424']}], 'countries': ['KR'], 'is_corresponding': False, 'raw_author_name': 'None Youngsoo Shin', 'raw_affiliation_strings': ['Department of Electrical Engineering, KAIST, Daejeon, South Korea'], 'affiliations': [{'raw_affiliation_string': 'Department of Electrical Engineering, KAIST, Daejeon, South Korea', 'institution_ids': ['https://openalex.org/I157485424']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5101967329', 'display_name': 'Hyuk Kim', 'orcid': 'https://orcid.org/0000-0001-5841-5346'}, 'institutions': [{'id': 'https://openalex.org/I142401562', 'display_name': 'Electronics and Telecommunications Research Institute', 'ror': 'https://ror.org/03ysstz10', 'country_code': 'KR', 'type': 'facility', 'lineage': ['https://openalex.org/I142401562']}], 'countries': ['KR'], 'is_corresponding': False, 'raw_author_name': 'None Hyuk Kim', 'raw_affiliation_strings': ['Electronics and Telecommnications Research Institute, Daejeon, South Korea'], 'affiliations': [{'raw_affiliation_string': 'Electronics and Telecommnications Research Institute, Daejeon, South Korea', 'institution_ids': ['https://openalex.org/I142401562']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5087395015', 'display_name': 'Ik-Soo Eo', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I142401562', 'display_name': 'Electronics and Telecommunications Research Institute', 'ror': 'https://ror.org/03ysstz10', 'country_code': 'KR', 'type': 'facility', 'lineage': ['https://openalex.org/I142401562']}], 'countries': ['KR'], 'is_corresponding': False, 'raw_author_name': 'None Iksoo Eo', 'raw_affiliation_strings': ['Electronics and Telecommnications Research Institute, Daejeon, South Korea'], 'affiliations': [{'raw_affiliation_string': 'Electronics and Telecommnications Research Institute, Daejeon, South Korea', 'institution_ids': ['https://openalex.org/I142401562']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 2, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.606, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 2, 'citation_normalized_percentile': {'value': 0.565113, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 68, 'max': 72}, 'biblio': {'volume': None, 'issue': None, 'first_page': '109', 'last_page': '112'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T10363', 'display_name': 'Low-power high-performance VLSI design', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T10363', 'display_name': 'Low-power high-performance VLSI design', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11444', 'display_name': 'Electromagnetic Compatibility and Noise Suppression', 'score': 0.9997, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10323', 'display_name': 'Analog and Mixed-Signal Circuit Design', 'score': 0.9988, 'subfield': {'id': 'https://openalex.org/subfields/2204', 'display_name': 'Biomedical Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/power-gating', 'display_name': 'Power gating', 'score': 0.8222541}, {'id': 'https://openalex.org/keywords/standard-cell', 'display_name': 'Standard cell', 'score': 0.72217774}, {'id': 'https://openalex.org/keywords/benchmark', 'display_name': 'Benchmark (surveying)', 'score': 0.65522075}, {'id': 'https://openalex.org/keywords/integrated-circuit-design', 'display_name': 'Integrated circuit design', 'score': 0.5044588}, {'id': 'https://openalex.org/keywords/interface', 'display_name': 'Interface (matter)', 'score': 0.43752846}, {'id': 'https://openalex.org/keywords/low-power-electronics', 'display_name': 'Low-power electronics', 'score': 0.41315666}, {'id': 'https://openalex.org/keywords/design-methods', 'display_name': 'Design methods', 'score': 0.4130177}], 'concepts': [{'id': 'https://openalex.org/C2780700455', 'wikidata': 'https://www.wikidata.org/wiki/Q7236515', 'display_name': 'Power gating', 'level': 4, 'score': 0.8222541}, {'id': 'https://openalex.org/C78401558', 'wikidata': 'https://www.wikidata.org/wiki/Q464496', 'display_name': 'Standard cell', 'level': 3, 'score': 0.72217774}, {'id': 'https://openalex.org/C188817802', 'wikidata': 'https://www.wikidata.org/wiki/Q13426855', 'display_name': 'Physical design', 'level': 3, 'score': 0.65843314}, {'id': 'https://openalex.org/C185798385', 'wikidata': 'https://www.wikidata.org/wiki/Q1161707', 'display_name': 'Benchmark (surveying)', 'level': 2, 'score': 0.65522075}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.6240526}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.61939645}, {'id': 'https://openalex.org/C46362747', 'wikidata': 'https://www.wikidata.org/wiki/Q173431', 'display_name': 'CMOS', 'level': 2, 'score': 0.6074171}, {'id': 'https://openalex.org/C134146338', 'wikidata': 'https://www.wikidata.org/wiki/Q1815901', 'display_name': 'Electronic circuit', 'level': 2, 'score': 0.5973657}, {'id': 'https://openalex.org/C74524168', 'wikidata': 'https://www.wikidata.org/wiki/Q1074539', 'display_name': 'Integrated circuit design', 'level': 2, 'score': 0.5044588}, {'id': 'https://openalex.org/C190560348', 'wikidata': 'https://www.wikidata.org/wiki/Q3245116', 'display_name': 'Circuit design', 'level': 2, 'score': 0.49085265}, {'id': 'https://openalex.org/C163258240', 'wikidata': 'https://www.wikidata.org/wiki/Q25342', 'display_name': 'Power (physics)', 'level': 2, 'score': 0.46544704}, {'id': 'https://openalex.org/C113843644', 'wikidata': 'https://www.wikidata.org/wiki/Q901882', 'display_name': 'Interface (matter)', 'level': 4, 'score': 0.43752846}, {'id': 'https://openalex.org/C117551214', 'wikidata': 'https://www.wikidata.org/wiki/Q6692774', 'display_name': 'Low-power electronics', 'level': 4, 'score': 0.41315666}, {'id': 'https://openalex.org/C138852830', 'wikidata': 'https://www.wikidata.org/wiki/Q2292993', 'display_name': 'Design methods', 'level': 2, 'score': 0.4130177}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.32368588}, {'id': 'https://openalex.org/C530198007', 'wikidata': 'https://www.wikidata.org/wiki/Q80831', 'display_name': 'Integrated circuit', 'level': 2, 'score': 0.31744468}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.30986434}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.28445953}, {'id': 'https://openalex.org/C165801399', 'wikidata': 'https://www.wikidata.org/wiki/Q25428', 'display_name': 'Voltage', 'level': 2, 'score': 0.16722077}, {'id': 'https://openalex.org/C172385210', 'wikidata': 'https://www.wikidata.org/wiki/Q5339', 'display_name': 'Transistor', 'level': 3, 'score': 0.15853354}, {'id': 'https://openalex.org/C2984118289', 'wikidata': 'https://www.wikidata.org/wiki/Q29954', 'display_name': 'Power consumption', 'level': 3, 'score': 0.09239173}, {'id': 'https://openalex.org/C13280743', 'wikidata': 'https://www.wikidata.org/wiki/Q131089', 'display_name': 'Geodesy', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C157915830', 'wikidata': 'https://www.wikidata.org/wiki/Q2928001', 'display_name': 'Bubble', 'level': 2, 'score': 0.0}, {'id': 'https://openalex.org/C62520636', 'wikidata': 'https://www.wikidata.org/wiki/Q944', 'display_name': 'Quantum mechanics', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C173608175', 'wikidata': 'https://www.wikidata.org/wiki/Q232661', 'display_name': 'Parallel computing', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C78519656', 'wikidata': 'https://www.wikidata.org/wiki/Q101333', 'display_name': 'Mechanical engineering', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C121332964', 'wikidata': 'https://www.wikidata.org/wiki/Q413', 'display_name': 'Physics', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C205649164', 'wikidata': 'https://www.wikidata.org/wiki/Q1071', 'display_name': 'Geography', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C129307140', 'wikidata': 'https://www.wikidata.org/wiki/Q6795880', 'display_name': 'Maximum bubble pressure method', 'level': 3, 'score': 0.0}, {'id': 'https://openalex.org/C111919701', 'wikidata': 'https://www.wikidata.org/wiki/Q9135', 'display_name': 'Operating system', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/dac.2006.229186', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4210231368', 'display_name': 'Proceedings - ACM IEEE Design Automation Conference', 'issn_l': '0738-100X', 'issn': ['0738-100X'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310319798', 'host_organization_name': 'Association for Computing Machinery', 'host_organization_lineage': ['https://openalex.org/P4310319798'], 'host_organization_lineage_names': ['Association for Computing Machinery'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'display_name': 'Affordable and clean energy', 'id': 'https://metadata.un.org/sdg/7', 'score': 0.82}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 5, 'referenced_works': ['https://openalex.org/W2017370932', 'https://openalex.org/W2114621701', 'https://openalex.org/W2124276471', 'https://openalex.org/W2140210510', 'https://openalex.org/W4236166192'], 'related_works': ['https://openalex.org/W4312327624', 'https://openalex.org/W4244696039', 'https://openalex.org/W3208532083', 'https://openalex.org/W3013506364', 'https://openalex.org/W2938543345', 'https://openalex.org/W2156138647', 'https://openalex.org/W2151657833', 'https://openalex.org/W2070693700', 'https://openalex.org/W1965232212', 'https://openalex.org/W1617216077'], 'abstract_inverted_index': {'The': [0, 83], 'application': [1], 'of': [2, 19, 31, 51, 76], 'power': [3, 26, 39, 45], 'gating': [4, 27], 'circuits': [5, 67], 'to': [6, 16, 88, 94], 'semicustom': [7], 'design': [8, 34, 79], 'based': [9], 'on': [10], 'standard-cell': [11, 53], 'elements': [12, 59], 'is': [13, 80, 86], 'limited': [14], 'due': [15], 'the': [17, 29], 'requirement': [18, 30], 'customizing': [20, 32], 'cells': [21], 'that': [22, 48], 'are': [23, 60], 'tailored': [24], 'for': [25, 36], 'or': [28], 'physical': [33], 'methodologies': [35], 'placement': [37], 'and': [38, 68, 92], 'network.': [40], 'We': [41], 'propose': [42], 'a': [43, 95], 'new': [44], 'network': [46], 'architecture': [47], 'enables': [49], 'use': [50], 'conventional': [52], 'elements.': [54, 72], 'A': [55, 73], 'few': [56], 'custom': [57], 'library': [58], 'developed': [61], 'wherever': [62], 'needed,': [63], 'including': [64], 'output': [65], 'interface': [66], 'data': [69], 'retention': [70], 'storage': [71], 'novel': [74], 'method': [75], 'current': [77], 'switch': [78], 'also': [81, 93], 'described.': [82], 'proposed': [84], 'methodology': [85], 'applied': [87], 'ISCAS': [89], 'benchmark': [90], 'circuits,': [91], 'commercial': [96], 'Viterbi': [97], 'decoder': [98], 'with': [99], '0.18/spl': [100], 'mu/m': [101], 'CMOS': [102], 'technology.': [103]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W4244696039', 'counts_by_year': [], 'updated_date': '2024-12-09T21:40:44.518603', 'created_date': '2022-05-12'}