Publication Information

{'id': 'https://openalex.org/W2070693700', 'doi': 'https://doi.org/10.1109/icsict.2008.4734931', 'title': 'Integrate custom layout with ASIC back-end design flow for high performance datapath design', 'display_name': 'Integrate custom layout with ASIC back-end design flow for high performance datapath design', 'publication_year': 2008, 'publication_date': '2008-10-01', 'ids': {'openalex': 'https://openalex.org/W2070693700', 'doi': 'https://doi.org/10.1109/icsict.2008.4734931', 'mag': '2070693700'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/icsict.2008.4734931', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5115590684', 'display_name': 'Wei Wang', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I37796252', 'display_name': 'Beijing University of Technology', 'ror': 'https://ror.org/037b1pp87', 'country_code': 'CN', 'type': 'education', 'lineage': ['https://openalex.org/I37796252']}], 'countries': ['CN'], 'is_corresponding': False, 'raw_author_name': 'None Wei Wang', 'raw_affiliation_strings': ['VLSI & Syst. Lab., Beijing Univ. of Technol., Beijing, China'], 'affiliations': [{'raw_affiliation_string': 'VLSI & Syst. Lab., Beijing Univ. of Technol., Beijing, China', 'institution_ids': ['https://openalex.org/I37796252']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5098255582', 'display_name': 'Marwan Ashkar', 'orcid': None}, 'institutions': [], 'countries': ['CN'], 'is_corresponding': False, 'raw_author_name': 'Marwan Ashkar', 'raw_affiliation_strings': ['C2 Microsyst. Inc., Beijing, China'], 'affiliations': [{'raw_affiliation_string': 'C2 Microsyst. Inc., Beijing, China', 'institution_ids': []}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5102128660', 'display_name': 'Yanke Gu', 'orcid': None}, 'institutions': [], 'countries': ['CN'], 'is_corresponding': False, 'raw_author_name': 'None Yanke Gu', 'raw_affiliation_strings': ['C2 Microsyst. Inc., Beijing, China'], 'affiliations': [{'raw_affiliation_string': 'C2 Microsyst. Inc., Beijing, China', 'institution_ids': []}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5112107545', 'display_name': 'Ligang Hou', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I37796252', 'display_name': 'Beijing University of Technology', 'ror': 'https://ror.org/037b1pp87', 'country_code': 'CN', 'type': 'education', 'lineage': ['https://openalex.org/I37796252']}], 'countries': ['CN'], 'is_corresponding': False, 'raw_author_name': 'None Ligang Hou', 'raw_affiliation_strings': ['VLSI & Syst. Lab., Beijing Univ. of Technol., Beijing, China'], 'affiliations': [{'raw_affiliation_string': 'VLSI & Syst. Lab., Beijing Univ. of Technol., Beijing, China', 'institution_ids': ['https://openalex.org/I37796252']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5110364926', 'display_name': 'Wuchen Wu', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I37796252', 'display_name': 'Beijing University of Technology', 'ror': 'https://ror.org/037b1pp87', 'country_code': 'CN', 'type': 'education', 'lineage': ['https://openalex.org/I37796252']}], 'countries': ['CN'], 'is_corresponding': False, 'raw_author_name': 'None Wuchen Wu', 'raw_affiliation_strings': ['VLSI & Syst. Lab., Beijing Univ. of Technol., Beijing, China'], 'affiliations': [{'raw_affiliation_string': 'VLSI & Syst. Lab., Beijing Univ. of Technol., Beijing, China', 'institution_ids': ['https://openalex.org/I37796252']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 3, 'citation_normalized_percentile': {'value': 0.269868, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 74, 'max': 76}, 'biblio': {'volume': None, 'issue': None, 'first_page': '1901', 'last_page': '1904'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T11522', 'display_name': 'VLSI and FPGA Design Techniques', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T11522', 'display_name': 'VLSI and FPGA Design Techniques', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11032', 'display_name': 'VLSI and Analog Circuit Testing', 'score': 0.9999, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10363', 'display_name': 'Low-power high-performance VLSI design', 'score': 0.9998, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/datapath', 'display_name': 'Datapath', 'score': 0.9843887}, {'id': 'https://openalex.org/keywords/application-specific-integrated-circuit', 'display_name': 'Application-specific integrated circuit', 'score': 0.8992502}, {'id': 'https://openalex.org/keywords/design-flow', 'display_name': 'Design flow', 'score': 0.81308615}, {'id': 'https://openalex.org/keywords/standard-cell', 'display_name': 'Standard cell', 'score': 0.64388466}, {'id': 'https://openalex.org/keywords/integrated-circuit-design', 'display_name': 'Integrated circuit design', 'score': 0.5783782}, {'id': 'https://openalex.org/keywords/integrated-circuit-layout', 'display_name': 'Integrated circuit layout', 'score': 0.4779539}, {'id': 'https://openalex.org/keywords/place-and-route', 'display_name': 'Place and route', 'score': 0.42216867}, {'id': 'https://openalex.org/keywords/electronic-design-automation', 'display_name': 'Electronic design automation', 'score': 0.41891885}], 'concepts': [{'id': 'https://openalex.org/C2781198647', 'wikidata': 'https://www.wikidata.org/wiki/Q1633673', 'display_name': 'Datapath', 'level': 2, 'score': 0.9843887}, {'id': 'https://openalex.org/C77390884', 'wikidata': 'https://www.wikidata.org/wiki/Q217302', 'display_name': 'Application-specific integrated circuit', 'level': 2, 'score': 0.8992502}, {'id': 'https://openalex.org/C37135326', 'wikidata': 'https://www.wikidata.org/wiki/Q931942', 'display_name': 'Design flow', 'level': 2, 'score': 0.81308615}, {'id': 'https://openalex.org/C188817802', 'wikidata': 'https://www.wikidata.org/wiki/Q13426855', 'display_name': 'Physical design', 'level': 3, 'score': 0.766028}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.6825973}, {'id': 'https://openalex.org/C78401558', 'wikidata': 'https://www.wikidata.org/wiki/Q464496', 'display_name': 'Standard cell', 'level': 3, 'score': 0.64388466}, {'id': 'https://openalex.org/C118524514', 'wikidata': 'https://www.wikidata.org/wiki/Q173212', 'display_name': 'Computer architecture', 'level': 1, 'score': 0.60537195}, {'id': 'https://openalex.org/C74524168', 'wikidata': 'https://www.wikidata.org/wiki/Q1074539', 'display_name': 'Integrated circuit design', 'level': 2, 'score': 0.5783782}, {'id': 'https://openalex.org/C2765594', 'wikidata': 'https://www.wikidata.org/wiki/Q2624187', 'display_name': 'Integrated circuit layout', 'level': 3, 'score': 0.4779539}, {'id': 'https://openalex.org/C98045186', 'wikidata': 'https://www.wikidata.org/wiki/Q205663', 'display_name': 'Process (computing)', 'level': 2, 'score': 0.47268704}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.46574247}, {'id': 'https://openalex.org/C190560348', 'wikidata': 'https://www.wikidata.org/wiki/Q3245116', 'display_name': 'Circuit design', 'level': 2, 'score': 0.42294613}, {'id': 'https://openalex.org/C127879752', 'wikidata': 'https://www.wikidata.org/wiki/Q3390760', 'display_name': 'Place and route', 'level': 3, 'score': 0.42216867}, {'id': 'https://openalex.org/C64260653', 'wikidata': 'https://www.wikidata.org/wiki/Q1194864', 'display_name': 'Electronic design automation', 'level': 2, 'score': 0.41891885}, {'id': 'https://openalex.org/C157922185', 'wikidata': 'https://www.wikidata.org/wiki/Q173198', 'display_name': 'Logic synthesis', 'level': 3, 'score': 0.41694131}, {'id': 'https://openalex.org/C9390403', 'wikidata': 'https://www.wikidata.org/wiki/Q3966', 'display_name': 'Computer hardware', 'level': 1, 'score': 0.39227614}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.37580448}, {'id': 'https://openalex.org/C530198007', 'wikidata': 'https://www.wikidata.org/wiki/Q80831', 'display_name': 'Integrated circuit', 'level': 2, 'score': 0.3499472}, {'id': 'https://openalex.org/C74172769', 'wikidata': 'https://www.wikidata.org/wiki/Q1446839', 'display_name': 'Routing (electronic design automation)', 'level': 2, 'score': 0.3087796}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.21321845}, {'id': 'https://openalex.org/C131017901', 'wikidata': 'https://www.wikidata.org/wiki/Q170451', 'display_name': 'Logic gate', 'level': 2, 'score': 0.20669475}, {'id': 'https://openalex.org/C111919701', 'wikidata': 'https://www.wikidata.org/wiki/Q9135', 'display_name': 'Operating system', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C11413529', 'wikidata': 'https://www.wikidata.org/wiki/Q8366', 'display_name': 'Algorithm', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/icsict.2008.4734931', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'display_name': 'Affordable and clean energy', 'score': 0.86, 'id': 'https://metadata.un.org/sdg/7'}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 4, 'referenced_works': ['https://openalex.org/W1580879576', 'https://openalex.org/W2055704923', 'https://openalex.org/W2119527718', 'https://openalex.org/W2133012978'], 'related_works': ['https://openalex.org/W4233226037', 'https://openalex.org/W3006432396', 'https://openalex.org/W2376726667', 'https://openalex.org/W2376028644', 'https://openalex.org/W2357425846', 'https://openalex.org/W2251104045', 'https://openalex.org/W2113599973', 'https://openalex.org/W2070693700', 'https://openalex.org/W1965232212', 'https://openalex.org/W162881505'], 'abstract_inverted_index': {'A': [0], 'method': [1, 43], 'to': [2], 'integrate': [3], 'custom': [4, 22], 'layout': [5], 'with': [6, 26], 'ASIC': [7], 'back-end': [8, 31], 'flow': [9], 'for': [10, 44], 'high': [11, 61], 'performance': [12], 'datapath': [13, 45], 'design': [14, 24, 32, 39], 'is': [15], 'introduced': [16], 'in': [17], 'this': [18, 42], 'paper.': [19], 'It': [20], 'combines': [21], 'physical': [23], 'techniques': [25], 'conventional': [27], 'standard-cell': [28], 'based': [29, 49], 'timing-driven': [30], 'flow.': [33], 'The': [34], 'results': [35], 'of': [36], 'two': [37], 'subchip': [38], 'cases': [40], 'using': [41], 'circuits': [46], 'and': [47, 66], 'implemented': [48], 'on': [50], 'Fujitsu': [51], '90': [52], 'nm': [53], 'process': [54], 'are': [55], 'presented,': [56], 'achieving': [57], 'advantages': [58], 'such': [59], 'as': [60], 'area': [62], 'utilization,': [63], 'good': [64], 'speed,': [65], 'low': [67], 'power': [68], 'consumption': [69], 'while': [70], 'ensuring': [71], 'timing': [72], 'continuous': [73], 'convergence.': [74]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2070693700', 'counts_by_year': [{'year': 2013, 'cited_by_count': 3}], 'updated_date': '2024-12-29T11:56:15.841608', 'created_date': '2016-06-24'}