Publication Information

{'id': 'https://openalex.org/W2156138647', 'doi': 'https://doi.org/10.1109/icecs.2006.379932', 'title': 'An Implementation of Integrable Low Power Techniques for Modern Cell-Based VLSI Designs', 'display_name': 'An Implementation of Integrable Low Power Techniques for Modern Cell-Based VLSI Designs', 'publication_year': 2006, 'publication_date': '2006-12-01', 'ids': {'openalex': 'https://openalex.org/W2156138647', 'doi': 'https://doi.org/10.1109/icecs.2006.379932', 'mag': '2156138647'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/icecs.2006.379932', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5060049654', 'display_name': 'Ming-Chung Lee', 'orcid': 'https://orcid.org/0000-0001-9691-3872'}, 'institutions': [{'id': 'https://openalex.org/I148366613', 'display_name': 'National Yang Ming Chiao Tung University', 'ror': 'https://ror.org/00se2k293', 'country_code': 'TW', 'type': 'education', 'lineage': ['https://openalex.org/I148366613']}], 'countries': ['TW'], 'is_corresponding': False, 'raw_author_name': 'Ming-Chung Lee', 'raw_affiliation_strings': ['Department of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan'], 'affiliations': [{'raw_affiliation_string': 'Department of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan', 'institution_ids': ['https://openalex.org/I148366613']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5007306801', 'display_name': 'Herming Chiueh', 'orcid': 'https://orcid.org/0000-0002-4828-3316'}, 'institutions': [{'id': 'https://openalex.org/I148366613', 'display_name': 'National Yang Ming Chiao Tung University', 'ror': 'https://ror.org/00se2k293', 'country_code': 'TW', 'type': 'education', 'lineage': ['https://openalex.org/I148366613']}], 'countries': ['TW'], 'is_corresponding': False, 'raw_author_name': 'Herming Chiueh', 'raw_affiliation_strings': ['Department of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan'], 'affiliations': [{'raw_affiliation_string': 'Department of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan', 'institution_ids': ['https://openalex.org/I148366613']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 2, 'citation_normalized_percentile': {'value': 0.43676, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 68, 'max': 72}, 'biblio': {'volume': None, 'issue': None, 'first_page': '890', 'last_page': '893'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T10363', 'display_name': 'Low-power high-performance VLSI design', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T10363', 'display_name': 'Low-power high-performance VLSI design', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10558', 'display_name': 'Advancements in Semiconductor Devices and Circuit Design', 'score': 0.9998, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11522', 'display_name': 'VLSI and FPGA Design Techniques', 'score': 0.9995, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/design-flow', 'display_name': 'Design flow', 'score': 0.77606905}, {'id': 'https://openalex.org/keywords/standard-cell', 'display_name': 'Standard cell', 'score': 0.6247215}, {'id': 'https://openalex.org/keywords/integrated-circuit-design', 'display_name': 'Integrated circuit design', 'score': 0.5754475}, {'id': 'https://openalex.org/keywords/low-power-electronics', 'display_name': 'Low-power electronics', 'score': 0.47712803}], 'concepts': [{'id': 'https://openalex.org/C14580979', 'wikidata': 'https://www.wikidata.org/wiki/Q876049', 'display_name': 'Very-large-scale integration', 'level': 2, 'score': 0.8201357}, {'id': 'https://openalex.org/C37135326', 'wikidata': 'https://www.wikidata.org/wiki/Q931942', 'display_name': 'Design flow', 'level': 2, 'score': 0.77606905}, {'id': 'https://openalex.org/C2779960059', 'wikidata': 'https://www.wikidata.org/wiki/Q7113681', 'display_name': 'Overhead (engineering)', 'level': 2, 'score': 0.68408763}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.6358754}, {'id': 'https://openalex.org/C188817802', 'wikidata': 'https://www.wikidata.org/wiki/Q13426855', 'display_name': 'Physical design', 'level': 3, 'score': 0.63261133}, {'id': 'https://openalex.org/C78401558', 'wikidata': 'https://www.wikidata.org/wiki/Q464496', 'display_name': 'Standard cell', 'level': 3, 'score': 0.6247215}, {'id': 'https://openalex.org/C74524168', 'wikidata': 'https://www.wikidata.org/wiki/Q1074539', 'display_name': 'Integrated circuit design', 'level': 2, 'score': 0.5754475}, {'id': 'https://openalex.org/C46362747', 'wikidata': 'https://www.wikidata.org/wiki/Q173431', 'display_name': 'CMOS', 'level': 2, 'score': 0.5503447}, {'id': 'https://openalex.org/C163258240', 'wikidata': 'https://www.wikidata.org/wiki/Q25342', 'display_name': 'Power (physics)', 'level': 2, 'score': 0.51745206}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.5162215}, {'id': 'https://openalex.org/C117551214', 'wikidata': 'https://www.wikidata.org/wiki/Q6692774', 'display_name': 'Low-power electronics', 'level': 4, 'score': 0.47712803}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.44406348}, {'id': 'https://openalex.org/C2778774385', 'wikidata': 'https://www.wikidata.org/wiki/Q4437810', 'display_name': 'Power management', 'level': 3, 'score': 0.42089385}, {'id': 'https://openalex.org/C190560348', 'wikidata': 'https://www.wikidata.org/wiki/Q3245116', 'display_name': 'Circuit design', 'level': 2, 'score': 0.3946964}, {'id': 'https://openalex.org/C118524514', 'wikidata': 'https://www.wikidata.org/wiki/Q173212', 'display_name': 'Computer architecture', 'level': 1, 'score': 0.3808134}, {'id': 'https://openalex.org/C530198007', 'wikidata': 'https://www.wikidata.org/wiki/Q80831', 'display_name': 'Integrated circuit', 'level': 2, 'score': 0.30330157}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.26113564}, {'id': 'https://openalex.org/C2984118289', 'wikidata': 'https://www.wikidata.org/wiki/Q29954', 'display_name': 'Power consumption', 'level': 3, 'score': 0.12396455}, {'id': 'https://openalex.org/C111919701', 'wikidata': 'https://www.wikidata.org/wiki/Q9135', 'display_name': 'Operating system', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C121332964', 'wikidata': 'https://www.wikidata.org/wiki/Q413', 'display_name': 'Physics', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C62520636', 'wikidata': 'https://www.wikidata.org/wiki/Q944', 'display_name': 'Quantum mechanics', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/icecs.2006.379932', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'id': 'https://metadata.un.org/sdg/7', 'score': 0.73, 'display_name': 'Affordable and clean energy'}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 19, 'referenced_works': ['https://openalex.org/W1510118898', 'https://openalex.org/W1643307238', 'https://openalex.org/W1958251319', 'https://openalex.org/W2027006313', 'https://openalex.org/W2098143668', 'https://openalex.org/W2101848657', 'https://openalex.org/W2107766185', 'https://openalex.org/W2108049334', 'https://openalex.org/W2113002954', 'https://openalex.org/W2114621701', 'https://openalex.org/W2125765139', 'https://openalex.org/W2143658612', 'https://openalex.org/W2145071646', 'https://openalex.org/W2150347868', 'https://openalex.org/W2150526221', 'https://openalex.org/W2163064110', 'https://openalex.org/W2168300107', 'https://openalex.org/W2171357178', 'https://openalex.org/W4242812063'], 'related_works': ['https://openalex.org/W4253195573', 'https://openalex.org/W2908947570', 'https://openalex.org/W2743305891', 'https://openalex.org/W2156138647', 'https://openalex.org/W2151657833', 'https://openalex.org/W2070693700', 'https://openalex.org/W2020934033', 'https://openalex.org/W1987597317', 'https://openalex.org/W1617216077', 'https://openalex.org/W1488283129'], 'abstract_inverted_index': {'Recent': [0], 'research': [1, 72], 'has': [2], 'proposed': [3, 90], 'several': [4], 'low-power': [5], 'design': [6, 22, 66, 78, 87, 93], 'techniques': [7, 17, 33, 53, 61, 94], 'for': [8], 'VLSI': [9], 'circuitry': [10, 110], 'in': [11, 45, 77, 108], 'nano-scale': [12], 'CMOS': [13], 'era.': [14], 'However,': [15], 'these': [16, 71], 'always': [18], 'involve': [19], 'custom': [20, 86], 'layout': [21], 'or': [23], 'novel': [24], 'EDA': [25], 'flows.': [26], 'In': [27], 'this': [28], 'paper': [29], 'essential': [30], 'low': [31, 59, 91], 'power': [32, 41, 60, 92, 100, 106], 'such': [34], 'as': [35], 'voltage': [36], 'separation,': [37], 'body': [38], 'bias': [39], 'and': [40, 48], 'switch': [42], 'are': [43], 'implemented': [44], 'existent': [46], 'place': [47], 'route': [49], '(P&R)': [50], 'tools.': [51], 'These': [52], 'enable': [54, 104], 'the': [55, 105], 'possibility': [56], 'to': [57, 103], 'integrated': [58], 'into': [62], 'standard': [63], 'Cell-Based': [64], 'physical': [65], 'flow.': [67, 88], 'The': [68, 89], 'result': [69], 'of': [70], 'shows': [73], 'a': [74], 'little': [75], 'overhead': [76, 82], 'procedure': [79], 'equally': [80], 'area': [81], 'compare': [83], 'with': [84, 98, 111], 'fully': [85], 'can': [95], 'be': [96], 'cooperated': [97], 'modern': [99], 'management': [101], 'system': [102], 'reduction': [107], 'targeting': [109], 'small': [112], 'implementation': [113], 'overheads.': [114]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2156138647', 'counts_by_year': [{'year': 2021, 'cited_by_count': 1}, {'year': 2020, 'cited_by_count': 1}], 'updated_date': '2024-12-15T19:39:49.736803', 'created_date': '2016-06-24'}