Publication Information

{'id': 'https://openalex.org/W2347994445', 'doi': None, 'title': 'Design and Implementation of RF PLL Frequency Synthesizer', 'display_name': 'Design and Implementation of RF PLL Frequency Synthesizer', 'publication_year': 2005, 'publication_date': '2005-01-01', 'ids': {'openalex': 'https://openalex.org/W2347994445', 'mag': '2347994445'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://en.cnki.com.cn/Article_en/CJFDTOTAL-JSTY200501006.htm', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2764527307', 'display_name': 'Journal of Military Communications Technology', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'journal-article', 'indexed_in': [], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5100419663', 'display_name': 'Ye Tao', 'orcid': 'https://orcid.org/0000-0003-4770-4921'}, 'institutions': [], 'countries': [], 'is_corresponding': True, 'raw_author_name': 'Tao Ye', 'raw_affiliation_strings': ['~1, YING Lu-qu~2, GAO Feng-hui~3'], 'affiliations': [{'raw_affiliation_string': '~1, YING Lu-qu~2, GAO Feng-hui~3', 'institution_ids': []}]}], 'institution_assertions': [], 'countries_distinct_count': 0, 'institutions_distinct_count': 0, 'corresponding_author_ids': ['https://openalex.org/A5100419663'], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': False, 'cited_by_count': 0, 'citation_normalized_percentile': {'value': 0.0, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 0, 'max': 61}, 'biblio': {'volume': None, 'issue': None, 'first_page': None, 'last_page': None}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 0.9754, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 0.9754, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T12941', 'display_name': 'Embedded Systems and FPGA Design', 'score': 0.9699, 'subfield': {'id': 'https://openalex.org/subfields/2207', 'display_name': 'Control and Systems Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T13734', 'display_name': 'Advanced Computational Techniques and Applications', 'score': 0.9627, 'subfield': {'id': 'https://openalex.org/subfields/1702', 'display_name': 'Artificial Intelligence'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/pll-multibit', 'display_name': 'PLL multibit', 'score': 0.7301655}, {'id': 'https://openalex.org/keywords/direct-digital-synthesizer', 'display_name': 'Direct digital synthesizer', 'score': 0.61426455}], 'concepts': [{'id': 'https://openalex.org/C12707504', 'wikidata': 'https://www.wikidata.org/wiki/Q52637', 'display_name': 'Phase-locked loop', 'level': 3, 'score': 0.93318164}, {'id': 'https://openalex.org/C182099602', 'wikidata': 'https://www.wikidata.org/wiki/Q2660678', 'display_name': 'Frequency synthesizer', 'level': 4, 'score': 0.8760737}, {'id': 'https://openalex.org/C77881186', 'wikidata': 'https://www.wikidata.org/wiki/Q7119642', 'display_name': 'PLL multibit', 'level': 4, 'score': 0.7301655}, {'id': 'https://openalex.org/C166089067', 'wikidata': 'https://www.wikidata.org/wiki/Q1227465', 'display_name': 'Direct digital synthesizer', 'level': 5, 'score': 0.61426455}, {'id': 'https://openalex.org/C74982907', 'wikidata': 'https://www.wikidata.org/wiki/Q1455624', 'display_name': 'Frequency divider', 'level': 3, 'score': 0.6058154}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.5718229}, {'id': 'https://openalex.org/C89631360', 'wikidata': 'https://www.wikidata.org/wiki/Q1428766', 'display_name': 'Phase noise', 'level': 2, 'score': 0.5576708}, {'id': 'https://openalex.org/C99498987', 'wikidata': 'https://www.wikidata.org/wiki/Q2210247', 'display_name': 'Noise (video)', 'level': 3, 'score': 0.41059425}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.38986295}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.3729748}, {'id': 'https://openalex.org/C76155785', 'wikidata': 'https://www.wikidata.org/wiki/Q418', 'display_name': 'Telecommunications', 'level': 1, 'score': 0.22100258}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.08404365}, {'id': 'https://openalex.org/C154945302', 'wikidata': 'https://www.wikidata.org/wiki/Q11660', 'display_name': 'Artificial intelligence', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C202988678', 'wikidata': 'https://www.wikidata.org/wiki/Q1417986', 'display_name': 'Power dividers and directional couplers', 'level': 2, 'score': 0.0}, {'id': 'https://openalex.org/C115961682', 'wikidata': 'https://www.wikidata.org/wiki/Q860623', 'display_name': 'Image (mathematics)', 'level': 2, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://en.cnki.com.cn/Article_en/CJFDTOTAL-JSTY200501006.htm', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2764527307', 'display_name': 'Journal of Military Communications Technology', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'score': 0.74, 'display_name': 'Affordable and clean energy', 'id': 'https://metadata.un.org/sdg/7'}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 0, 'referenced_works': [], 'related_works': ['https://openalex.org/W3143711674', 'https://openalex.org/W2858193732', 'https://openalex.org/W2840694781', 'https://openalex.org/W2833836638', 'https://openalex.org/W2574885229', 'https://openalex.org/W2548472880', 'https://openalex.org/W2533203806', 'https://openalex.org/W2387634872', 'https://openalex.org/W2387514935', 'https://openalex.org/W2386164601', 'https://openalex.org/W2381483265', 'https://openalex.org/W2371350995', 'https://openalex.org/W2370714826', 'https://openalex.org/W2370071821', 'https://openalex.org/W2367423162', 'https://openalex.org/W2355382277', 'https://openalex.org/W2351641102', 'https://openalex.org/W2350049513', 'https://openalex.org/W2347722241', 'https://openalex.org/W2085674059'], 'abstract_inverted_index': {'This': [0], 'paper': [1], 'introduced': [2], 'the': [3, 16, 26, 71], 'system': [4], 'composition': [5], 'and': [6, 22, 29, 36, 38, 53, 57, 81, 85, 89], 'basic': [7], 'principle': [8], 'of': [9, 18, 31, 73], 'charge': [10, 19], 'pump': [11, 20], 'PLL': [12, 21, 45, 67], 'frequency': [13, 34, 46, 51, 61, 68], 'synthesizer,': [14], 'analysed': [15], 'structure': [17], 'loop': [23], 'filter,': [24], 'discussed': [25], 'working': [27], 'process': [28], 'characteristic': [30, 72], 'pulse': [32], 'swallow': [33], 'divider,': [35], 'designed': [37], 'implemented': [39], 'a': [40], 'wide': [41, 79], 'band': [42], 'dual': [43], 'RF': [44], 'synthesizer': [47, 69], 'with': [48], '1': [49], 'MHz': [50, 56, 60], 'step': [52], '950': [54], 'MHz～1100': [55], '1850': [58], 'MHz～2400': [59], 'output': [62], 'range': [63], 'using': [64], 'LMX2370.': [65], 'The': [66], 'has': [70], 'small': [74], 'volume,': [75], 'low': [76, 82], 'power': [77], 'consumption,': [78], 'band,': [80], 'phase': [83], 'noise,': [84], 'it': [86], 'is': [87], 'flexible': [88], 'reliable': [90], 'to': [91], 'be': [92], 'controlled.': [93]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2347994445', 'counts_by_year': [], 'updated_date': '2024-12-13T04:45:42.602668', 'created_date': '2016-06-24'}