Publication Information

{'id': 'https://openalex.org/W2330020385', 'doi': 'https://doi.org/10.1109/siitme.2014.6967012', 'title': 'A VLSI implementation of a frequency synthesizer based on a charge pump PLL', 'display_name': 'A VLSI implementation of a frequency synthesizer based on a charge pump PLL', 'publication_year': 2014, 'publication_date': '2014-10-01', 'ids': {'openalex': 'https://openalex.org/W2330020385', 'doi': 'https://doi.org/10.1109/siitme.2014.6967012', 'mag': '2330020385'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/siitme.2014.6967012', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5089371583', 'display_name': 'Radu Gabriel Bozomitu', 'orcid': 'https://orcid.org/0000-0002-4246-8088'}, 'institutions': [{'id': 'https://openalex.org/I4210108695', 'display_name': 'Gheorghe Asachi Technical University of Iași', 'ror': 'https://ror.org/014zxnz40', 'country_code': 'RO', 'type': 'education', 'lineage': ['https://openalex.org/I4210108695']}], 'countries': ['RO'], 'is_corresponding': False, 'raw_author_name': 'Radu Gabriel Bozomitu', 'raw_affiliation_strings': ['Faculty of Electronics, Telecommunications and Information Technology, "Gheorghe Asachi" Technical University, Iaşi, Romania'], 'affiliations': [{'raw_affiliation_string': 'Faculty of Electronics, Telecommunications and Information Technology, "Gheorghe Asachi" Technical University, Iaşi, Romania', 'institution_ids': ['https://openalex.org/I4210108695']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5113787766', 'display_name': 'Vlad Cehan', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I4210108695', 'display_name': 'Gheorghe Asachi Technical University of Iași', 'ror': 'https://ror.org/014zxnz40', 'country_code': 'RO', 'type': 'education', 'lineage': ['https://openalex.org/I4210108695']}], 'countries': ['RO'], 'is_corresponding': False, 'raw_author_name': 'Vlad Cehan', 'raw_affiliation_strings': ['Faculty of Electronics, Telecommunications and Information Technology, "Gheorghe Asachi" Technical University, Iaşi, Romania'], 'affiliations': [{'raw_affiliation_string': 'Faculty of Electronics, Telecommunications and Information Technology, "Gheorghe Asachi" Technical University, Iaşi, Romania', 'institution_ids': ['https://openalex.org/I4210108695']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5047528735', 'display_name': 'Constantin Barabasa', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I4210108695', 'display_name': 'Gheorghe Asachi Technical University of Iași', 'ror': 'https://ror.org/014zxnz40', 'country_code': 'RO', 'type': 'education', 'lineage': ['https://openalex.org/I4210108695']}], 'countries': ['RO'], 'is_corresponding': False, 'raw_author_name': 'Constantin Barabasa', 'raw_affiliation_strings': ['Faculty of Electronics, Telecommunications and Information Technology, "Gheorghe Asachi" Technical University, Iaşi, Romania'], 'affiliations': [{'raw_affiliation_string': 'Faculty of Electronics, Telecommunications and Information Technology, "Gheorghe Asachi" Technical University, Iaşi, Romania', 'institution_ids': ['https://openalex.org/I4210108695']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5061237571', 'display_name': 'Neculai Cojan', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I4210108695', 'display_name': 'Gheorghe Asachi Technical University of Iași', 'ror': 'https://ror.org/014zxnz40', 'country_code': 'RO', 'type': 'education', 'lineage': ['https://openalex.org/I4210108695']}], 'countries': ['RO'], 'is_corresponding': False, 'raw_author_name': 'Neculai Cojan', 'raw_affiliation_strings': ['Faculty of Electronics, Telecommunications and Information Technology, "Gheorghe Asachi" Technical University, Iaşi, Romania'], 'affiliations': [{'raw_affiliation_string': 'Faculty of Electronics, Telecommunications and Information Technology, "Gheorghe Asachi" Technical University, Iaşi, Romania', 'institution_ids': ['https://openalex.org/I4210108695']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.661, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 3, 'citation_normalized_percentile': {'value': 0.53096, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 76, 'max': 79}, 'biblio': {'volume': None, 'issue': None, 'first_page': '141', 'last_page': '144'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10323', 'display_name': 'Analog and Mixed-Signal Circuit Design', 'score': 0.9994, 'subfield': {'id': 'https://openalex.org/subfields/2204', 'display_name': 'Biomedical Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10187', 'display_name': 'Radio Frequency Integrated Circuit Design', 'score': 0.9991, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/pll-multibit', 'display_name': 'PLL multibit', 'score': 0.79478174}, {'id': 'https://openalex.org/keywords/phase-frequency-detector', 'display_name': 'Phase frequency detector', 'score': 0.5913997}, {'id': 'https://openalex.org/keywords/direct-digital-synthesizer', 'display_name': 'Direct digital synthesizer', 'score': 0.585413}, {'id': 'https://openalex.org/keywords/frequency-multiplier', 'display_name': 'Frequency multiplier', 'score': 0.4872107}], 'concepts': [{'id': 'https://openalex.org/C182099602', 'wikidata': 'https://www.wikidata.org/wiki/Q2660678', 'display_name': 'Frequency synthesizer', 'level': 4, 'score': 0.9294572}, {'id': 'https://openalex.org/C12707504', 'wikidata': 'https://www.wikidata.org/wiki/Q52637', 'display_name': 'Phase-locked loop', 'level': 3, 'score': 0.9290232}, {'id': 'https://openalex.org/C77881186', 'wikidata': 'https://www.wikidata.org/wiki/Q7119642', 'display_name': 'PLL multibit', 'level': 4, 'score': 0.79478174}, {'id': 'https://openalex.org/C114825011', 'wikidata': 'https://www.wikidata.org/wiki/Q440704', 'display_name': 'Charge pump', 'level': 4, 'score': 0.6812185}, {'id': 'https://openalex.org/C74982907', 'wikidata': 'https://www.wikidata.org/wiki/Q1455624', 'display_name': 'Frequency divider', 'level': 3, 'score': 0.6707692}, {'id': 'https://openalex.org/C14580979', 'wikidata': 'https://www.wikidata.org/wiki/Q876049', 'display_name': 'Very-large-scale integration', 'level': 2, 'score': 0.6673575}, {'id': 'https://openalex.org/C46362747', 'wikidata': 'https://www.wikidata.org/wiki/Q173431', 'display_name': 'CMOS', 'level': 2, 'score': 0.6135292}, {'id': 'https://openalex.org/C2776158855', 'wikidata': 'https://www.wikidata.org/wiki/Q2085341', 'display_name': 'Phase frequency detector', 'level': 5, 'score': 0.5913997}, {'id': 'https://openalex.org/C166089067', 'wikidata': 'https://www.wikidata.org/wiki/Q1227465', 'display_name': 'Direct digital synthesizer', 'level': 5, 'score': 0.585413}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.5704451}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.5494664}, {'id': 'https://openalex.org/C146002875', 'wikidata': 'https://www.wikidata.org/wiki/Q1074289', 'display_name': 'Frequency multiplier', 'level': 3, 'score': 0.4872107}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.40953025}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.295223}, {'id': 'https://openalex.org/C165801399', 'wikidata': 'https://www.wikidata.org/wiki/Q25428', 'display_name': 'Voltage', 'level': 2, 'score': 0.2911263}, {'id': 'https://openalex.org/C89631360', 'wikidata': 'https://www.wikidata.org/wiki/Q1428766', 'display_name': 'Phase noise', 'level': 2, 'score': 0.27784044}, {'id': 'https://openalex.org/C52192207', 'wikidata': 'https://www.wikidata.org/wiki/Q5322', 'display_name': 'Capacitor', 'level': 3, 'score': 0.10819328}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/siitme.2014.6967012', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'id': 'https://metadata.un.org/sdg/7', 'score': 0.83, 'display_name': 'Affordable and clean energy'}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 8, 'referenced_works': ['https://openalex.org/W1536916258', 'https://openalex.org/W1566916904', 'https://openalex.org/W1590819911', 'https://openalex.org/W1965661558', 'https://openalex.org/W2058996386', 'https://openalex.org/W2153267648', 'https://openalex.org/W2476112607', 'https://openalex.org/W2496208138'], 'related_works': ['https://openalex.org/W4385624389', 'https://openalex.org/W4381745543', 'https://openalex.org/W2752021769', 'https://openalex.org/W2558244976', 'https://openalex.org/W2369807905', 'https://openalex.org/W2339860780', 'https://openalex.org/W2128445318', 'https://openalex.org/W2115565809', 'https://openalex.org/W2087564251', 'https://openalex.org/W1504159650'], 'abstract_inverted_index': {'The': [0, 44, 67], 'paper': [1], 'presents': [2], 'a': [3, 7, 12, 19, 26, 34, 40], 'VLSI': [4], 'implementation': [5], 'of': [6, 37], 'frequency': [8, 28, 46, 65], 'synthesizer': [9, 47], 'based': [10], 'on': [11], 'charge': [13], 'pump': [14], 'PLL.': [15], 'Indirect': [16], 'synthesis': [17], 'uses': [18], 'Phase': [20], 'Lock': [21], 'Loop': [22], '(PLL)': [23], 'architecture': [24], 'with': [25], 'programmable': [27], 'divider': [29], 'in': [30, 62, 71], 'the': [31, 63, 77], 'loop,': [32], 'providing': [33], 'large': [35], 'number': [36], 'frequencies': [38], 'from': [39], 'single': [41], 'reference': [42], 'frequency.': [43], 'proposed': [45], 'is': [48], 'designed': [49], 'for': [50, 59], 'Short': [51], 'Range': [52], 'Device': [53], '(SRD)': [54], 'applications': [55], 'around': [56], '433MHz': [57], 'and': [58, 75], 'FM': [60], 'radio': [61], '(88-108)MHz': [64], 'band.': [66], 'simulations': [68], 'were': [69], 'performed': [70], '0.18μm': [72], 'CMOS': [73], 'technology': [74], 'confirm': [76], 'theoretically': [78], 'obtained': [79], 'results.': [80]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2330020385', 'counts_by_year': [{'year': 2022, 'cited_by_count': 1}, {'year': 2017, 'cited_by_count': 1}, {'year': 2015, 'cited_by_count': 1}], 'updated_date': '2024-12-10T12:39:14.408145', 'created_date': '2016-06-24'}