Publication Information

{'id': 'https://openalex.org/W2115565809', 'doi': None, 'title': 'Design and tests of CMOS phase locked-loop', 'display_name': 'Design and tests of CMOS phase locked-loop', 'publication_year': 2011, 'publication_date': '2011-06-16', 'ids': {'openalex': 'https://openalex.org/W2115565809', 'mag': '2115565809'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://ieeexplore.ieee.org/document/6015928/', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4306419073', 'display_name': 'International Conference Mixed Design of Integrated Circuits and Systems', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'conference'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': [], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5089328020', 'display_name': 'Maciej Frankiewicz', 'orcid': 'https://orcid.org/0000-0002-0697-2172'}, 'institutions': [{'id': 'https://openalex.org/I686019', 'display_name': 'AGH University of Krakow', 'ror': 'https://ror.org/00bas1c41', 'country_code': 'PL', 'type': 'education', 'lineage': ['https://openalex.org/I686019']}], 'countries': ['PL'], 'is_corresponding': False, 'raw_author_name': 'Maciej Frankiewicz', 'raw_affiliation_strings': ['AGH University of Science and Technology Department of Electronics Kraków, Poland'], 'affiliations': [{'raw_affiliation_string': 'AGH University of Science and Technology Department of Electronics Kraków, Poland', 'institution_ids': ['https://openalex.org/I686019']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5069308295', 'display_name': 'Adam Gołda', 'orcid': 'https://orcid.org/0000-0002-8266-2221'}, 'institutions': [{'id': 'https://openalex.org/I686019', 'display_name': 'AGH University of Krakow', 'ror': 'https://ror.org/00bas1c41', 'country_code': 'PL', 'type': 'education', 'lineage': ['https://openalex.org/I686019']}], 'countries': ['PL'], 'is_corresponding': False, 'raw_author_name': 'Adam Golda', 'raw_affiliation_strings': ['AGH University of Science and Technology Department of Electronics Kraków, Poland'], 'affiliations': [{'raw_affiliation_string': 'AGH University of Science and Technology Department of Electronics Kraków, Poland', 'institution_ids': ['https://openalex.org/I686019']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5109012564', 'display_name': 'Andrzej Kos', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I686019', 'display_name': 'AGH University of Krakow', 'ror': 'https://ror.org/00bas1c41', 'country_code': 'PL', 'type': 'education', 'lineage': ['https://openalex.org/I686019']}], 'countries': ['PL'], 'is_corresponding': False, 'raw_author_name': 'Andrzej Kos', 'raw_affiliation_strings': ['AGH University of Science and Technology Department of Electronics Kraków, Poland'], 'affiliations': [{'raw_affiliation_string': 'AGH University of Science and Technology Department of Electronics Kraków, Poland', 'institution_ids': ['https://openalex.org/I686019']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.728, 'has_fulltext': False, 'cited_by_count': 4, 'citation_normalized_percentile': {'value': 0.453059, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 78, 'max': 80}, 'biblio': {'volume': None, 'issue': None, 'first_page': '295', 'last_page': '298'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10187', 'display_name': 'Radio Frequency Integrated Circuit Design', 'score': 0.9991, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10323', 'display_name': 'Analog and Mixed-Signal Circuit Design', 'score': 0.9989, 'subfield': {'id': 'https://openalex.org/subfields/2204', 'display_name': 'Biomedical Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/pll-multibit', 'display_name': 'PLL multibit', 'score': 0.8430706}, {'id': 'https://openalex.org/keywords/phase-frequency-detector', 'display_name': 'Phase frequency detector', 'score': 0.7104392}], 'concepts': [{'id': 'https://openalex.org/C12707504', 'wikidata': 'https://www.wikidata.org/wiki/Q52637', 'display_name': 'Phase-locked loop', 'level': 3, 'score': 0.9453368}, {'id': 'https://openalex.org/C5291336', 'wikidata': 'https://www.wikidata.org/wiki/Q852341', 'display_name': 'Voltage-controlled oscillator', 'level': 3, 'score': 0.8784963}, {'id': 'https://openalex.org/C77881186', 'wikidata': 'https://www.wikidata.org/wiki/Q7119642', 'display_name': 'PLL multibit', 'level': 4, 'score': 0.8430706}, {'id': 'https://openalex.org/C46362747', 'wikidata': 'https://www.wikidata.org/wiki/Q173431', 'display_name': 'CMOS', 'level': 2, 'score': 0.7737876}, {'id': 'https://openalex.org/C2776158855', 'wikidata': 'https://www.wikidata.org/wiki/Q2085341', 'display_name': 'Phase frequency detector', 'level': 5, 'score': 0.7104392}, {'id': 'https://openalex.org/C114825011', 'wikidata': 'https://www.wikidata.org/wiki/Q440704', 'display_name': 'Charge pump', 'level': 4, 'score': 0.6977105}, {'id': 'https://openalex.org/C74982907', 'wikidata': 'https://www.wikidata.org/wiki/Q1455624', 'display_name': 'Frequency divider', 'level': 3, 'score': 0.6882984}, {'id': 'https://openalex.org/C165801399', 'wikidata': 'https://www.wikidata.org/wiki/Q25428', 'display_name': 'Voltage', 'level': 2, 'score': 0.5825648}, {'id': 'https://openalex.org/C110086884', 'wikidata': 'https://www.wikidata.org/wiki/Q2085341', 'display_name': 'Phase detector', 'level': 3, 'score': 0.55059063}, {'id': 'https://openalex.org/C182099602', 'wikidata': 'https://www.wikidata.org/wiki/Q2660678', 'display_name': 'Frequency synthesizer', 'level': 4, 'score': 0.4906341}, {'id': 'https://openalex.org/C184670325', 'wikidata': 'https://www.wikidata.org/wiki/Q512604', 'display_name': 'Loop (graph theory)', 'level': 2, 'score': 0.47929946}, {'id': 'https://openalex.org/C94915269', 'wikidata': 'https://www.wikidata.org/wiki/Q1834857', 'display_name': 'Detector', 'level': 2, 'score': 0.47403052}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.47332487}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.45578283}, {'id': 'https://openalex.org/C25915539', 'wikidata': 'https://www.wikidata.org/wiki/Q220786', 'display_name': 'Automatic frequency control', 'level': 2, 'score': 0.4122055}, {'id': 'https://openalex.org/C121332964', 'wikidata': 'https://www.wikidata.org/wiki/Q413', 'display_name': 'Physics', 'level': 0, 'score': 0.36303073}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.35857457}, {'id': 'https://openalex.org/C192562407', 'wikidata': 'https://www.wikidata.org/wiki/Q228736', 'display_name': 'Materials science', 'level': 0, 'score': 0.34795827}, {'id': 'https://openalex.org/C89631360', 'wikidata': 'https://www.wikidata.org/wiki/Q1428766', 'display_name': 'Phase noise', 'level': 2, 'score': 0.3243963}, {'id': 'https://openalex.org/C52192207', 'wikidata': 'https://www.wikidata.org/wiki/Q5322', 'display_name': 'Capacitor', 'level': 3, 'score': 0.07755545}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.07031366}, {'id': 'https://openalex.org/C114614502', 'wikidata': 'https://www.wikidata.org/wiki/Q76592', 'display_name': 'Combinatorics', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://ieeexplore.ieee.org/document/6015928/', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4306419073', 'display_name': 'International Conference Mixed Design of Integrated Circuits and Systems', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'conference'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'score': 0.76, 'display_name': 'Affordable and clean energy', 'id': 'https://metadata.un.org/sdg/7'}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 4, 'referenced_works': ['https://openalex.org/W1487557653', 'https://openalex.org/W1862926453', 'https://openalex.org/W2127633094', 'https://openalex.org/W2158022106'], 'related_works': ['https://openalex.org/W3151871115', 'https://openalex.org/W3150138008', 'https://openalex.org/W3141396299', 'https://openalex.org/W3126913962', 'https://openalex.org/W2897217932', 'https://openalex.org/W2790615852', 'https://openalex.org/W2544036950', 'https://openalex.org/W2166132694', 'https://openalex.org/W2160447665', 'https://openalex.org/W2112191574', 'https://openalex.org/W2096648641', 'https://openalex.org/W2096310032', 'https://openalex.org/W2076848635', 'https://openalex.org/W2043127262', 'https://openalex.org/W2033243307', 'https://openalex.org/W2017155895', 'https://openalex.org/W2006322589', 'https://openalex.org/W1964999755', 'https://openalex.org/W1508811880', 'https://openalex.org/W1504159650'], 'abstract_inverted_index': {'This': [0], 'paper': [1], 'presents': [2], 'the': [3, 48, 57, 62, 77], 'design': [4], 'and': [5, 40, 73, 79], 'testing': [6], 'of': [7, 26, 47, 64, 76], 'already': [8], 'fabricated': [9], 'Phase-Locked': [10], 'Loop': [11], '(PLL)': [12], 'in': [13], 'CMOS': [14], 'AMS': [15], '0,35µm': [16], 'technology': [17], 'with': [18, 61], '3,3': [19], 'V': [20], 'supply': [21], 'voltage.': [22], 'The': [23, 44], 'PLL': [24, 49, 80], 'consists': [25], 'Phase/Frequency': [27], 'Detector': [28], 'based': [29], 'on': [30], 'D': [31], 'flip-flops,': [32], 'charge': [33], 'pump,': [34], 'resonant': [35], 'Voltage-Controlled': [36], 'Oscillator,': [37], 'Frequency': [38], 'Divider': [39], 'some': [41], 'additional': [42], 'blocks.': [43], 'hold-in': [45], 'range': [46], 'ranges': [50], 'from': [51], '2,35': [52], 'to': [53], '2,65': [54], 'MHz': [55], 'while': [56], 'LC': [58], 'oscillator': [59], 'works': [60], 'frequency': [63, 74], '200': [65], 'kHz.': [66], 'Simulations': [67], 'results': [68], 'were': [69, 81], 'verified': [70], 'during': [71], 'tests': [72], 'characteristics': [75], 'VCO': [78], 'plotted.': [82]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2115565809', 'counts_by_year': [{'year': 2023, 'cited_by_count': 2}, {'year': 2013, 'cited_by_count': 2}], 'updated_date': '2024-12-10T15:05:12.469104', 'created_date': '2016-06-24'}