Title: Novel Charge Pump Design for Fast Locking Time PLL
Abstract:A new architecture of charge pump for lowing locking time of phase locked loop (PLL) is proposed. The new architecture is composed of a no-dead-zone Phase Frequency Detector (PFD), a Frequency to Volt...A new architecture of charge pump for lowing locking time of phase locked loop (PLL) is proposed. The new architecture is composed of a no-dead-zone Phase Frequency Detector (PFD), a Frequency to Voltage Converter (FVC), a Voltage to Current Converter (VCC) and some control logics. Based on a 0.25 μm CMOS technology, simulation results show that the locking time of the PLL reduces about 50%.Read More
Publication Year: 2007
Publication Date: 2007-01-01
Language: en
Type: article
Access and Citation
AI Researcher Chatbot
Get quick answers to your questions about the article from our AI researcher chatbot