Publication Information

{'id': 'https://openalex.org/W2087564251', 'doi': 'https://doi.org/10.1109/edssc.2014.7061211', 'title': 'Novel comparator integrated charge pump phased locked loop to eliminate start-up issue', 'display_name': 'Novel comparator integrated charge pump phased locked loop to eliminate start-up issue', 'publication_year': 2014, 'publication_date': '2014-06-01', 'ids': {'openalex': 'https://openalex.org/W2087564251', 'doi': 'https://doi.org/10.1109/edssc.2014.7061211', 'mag': '2087564251'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/edssc.2014.7061211', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5110644760', 'display_name': 'Sanjay Agarwal', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I76610242', 'display_name': 'Cypress Semiconductor Corporation (Japan)', 'ror': 'https://ror.org/0561ky130', 'country_code': 'JP', 'type': 'company', 'lineage': ['https://openalex.org/I4210127281', 'https://openalex.org/I76610242']}], 'countries': ['JP'], 'is_corresponding': False, 'raw_author_name': 'Sanjay Agarwal', 'raw_affiliation_strings': ['Timing Solution, Cypress Semiconductor, USA'], 'affiliations': [{'raw_affiliation_string': 'Timing Solution, Cypress Semiconductor, USA', 'institution_ids': ['https://openalex.org/I76610242']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5108838963', 'display_name': 'N Mahesh', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I76610242', 'display_name': 'Cypress Semiconductor Corporation (Japan)', 'ror': 'https://ror.org/0561ky130', 'country_code': 'JP', 'type': 'company', 'lineage': ['https://openalex.org/I4210127281', 'https://openalex.org/I76610242']}], 'countries': ['JP'], 'is_corresponding': False, 'raw_author_name': 'None Mahesh N', 'raw_affiliation_strings': ['Timing Solution, Cypress Semiconductor, USA'], 'affiliations': [{'raw_affiliation_string': 'Timing Solution, Cypress Semiconductor, USA', 'institution_ids': ['https://openalex.org/I76610242']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5058890951', 'display_name': 'Sarvesh Kumar Singh', 'orcid': 'https://orcid.org/0000-0001-5230-053X'}, 'institutions': [{'id': 'https://openalex.org/I76610242', 'display_name': 'Cypress Semiconductor Corporation (Japan)', 'ror': 'https://ror.org/0561ky130', 'country_code': 'JP', 'type': 'company', 'lineage': ['https://openalex.org/I4210127281', 'https://openalex.org/I76610242']}], 'countries': ['JP'], 'is_corresponding': False, 'raw_author_name': 'Sarvesh Singh', 'raw_affiliation_strings': ['Timing Solution, Cypress Semiconductor, USA'], 'affiliations': [{'raw_affiliation_string': 'Timing Solution, Cypress Semiconductor, USA', 'institution_ids': ['https://openalex.org/I76610242']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 0, 'citation_normalized_percentile': {'value': 0.0, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 0, 'max': 66}, 'biblio': {'volume': None, 'issue': None, 'first_page': '1', 'last_page': '2'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10187', 'display_name': 'Radio Frequency Integrated Circuit Design', 'score': 0.9992, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11444', 'display_name': 'Electromagnetic Compatibility and Noise Suppression', 'score': 0.9981, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/pll-multibit', 'display_name': 'PLL multibit', 'score': 0.80628407}, {'id': 'https://openalex.org/keywords/phase-frequency-detector', 'display_name': 'Phase frequency detector', 'score': 0.6279942}], 'concepts': [{'id': 'https://openalex.org/C12707504', 'wikidata': 'https://www.wikidata.org/wiki/Q52637', 'display_name': 'Phase-locked loop', 'level': 3, 'score': 0.9582414}, {'id': 'https://openalex.org/C5291336', 'wikidata': 'https://www.wikidata.org/wiki/Q852341', 'display_name': 'Voltage-controlled oscillator', 'level': 3, 'score': 0.88891685}, {'id': 'https://openalex.org/C114825011', 'wikidata': 'https://www.wikidata.org/wiki/Q440704', 'display_name': 'Charge pump', 'level': 4, 'score': 0.8288748}, {'id': 'https://openalex.org/C77881186', 'wikidata': 'https://www.wikidata.org/wiki/Q7119642', 'display_name': 'PLL multibit', 'level': 4, 'score': 0.80628407}, {'id': 'https://openalex.org/C155745195', 'wikidata': 'https://www.wikidata.org/wiki/Q1164179', 'display_name': 'Comparator', 'level': 3, 'score': 0.78244245}, {'id': 'https://openalex.org/C2776158855', 'wikidata': 'https://www.wikidata.org/wiki/Q2085341', 'display_name': 'Phase frequency detector', 'level': 5, 'score': 0.6279942}, {'id': 'https://openalex.org/C89631360', 'wikidata': 'https://www.wikidata.org/wiki/Q1428766', 'display_name': 'Phase noise', 'level': 2, 'score': 0.594187}, {'id': 'https://openalex.org/C99498987', 'wikidata': 'https://www.wikidata.org/wiki/Q2210247', 'display_name': 'Noise (video)', 'level': 3, 'score': 0.5613785}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.55676204}, {'id': 'https://openalex.org/C110086884', 'wikidata': 'https://www.wikidata.org/wiki/Q2085341', 'display_name': 'Phase detector', 'level': 3, 'score': 0.55655396}, {'id': 'https://openalex.org/C165801399', 'wikidata': 'https://www.wikidata.org/wiki/Q25428', 'display_name': 'Voltage', 'level': 2, 'score': 0.4827506}, {'id': 'https://openalex.org/C94915269', 'wikidata': 'https://www.wikidata.org/wiki/Q1834857', 'display_name': 'Detector', 'level': 2, 'score': 0.479527}, {'id': 'https://openalex.org/C165005293', 'wikidata': 'https://www.wikidata.org/wiki/Q1074500', 'display_name': 'Chip', 'level': 2, 'score': 0.44341448}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.43522933}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.4021259}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.3555627}, {'id': 'https://openalex.org/C47446073', 'wikidata': 'https://www.wikidata.org/wiki/Q5165890', 'display_name': 'Control theory (sociology)', 'level': 3, 'score': 0.3219624}, {'id': 'https://openalex.org/C52192207', 'wikidata': 'https://www.wikidata.org/wiki/Q5322', 'display_name': 'Capacitor', 'level': 3, 'score': 0.06652078}, {'id': 'https://openalex.org/C2775924081', 'wikidata': 'https://www.wikidata.org/wiki/Q55608371', 'display_name': 'Control (management)', 'level': 2, 'score': 0.0}, {'id': 'https://openalex.org/C154945302', 'wikidata': 'https://www.wikidata.org/wiki/Q11660', 'display_name': 'Artificial intelligence', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C115961682', 'wikidata': 'https://www.wikidata.org/wiki/Q860623', 'display_name': 'Image (mathematics)', 'level': 2, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/edssc.2014.7061211', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'display_name': 'Affordable and clean energy', 'score': 0.81, 'id': 'https://metadata.un.org/sdg/7'}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 4, 'referenced_works': ['https://openalex.org/W2097384867', 'https://openalex.org/W2118269375', 'https://openalex.org/W2135906459', 'https://openalex.org/W2160667575'], 'related_works': ['https://openalex.org/W4385624389', 'https://openalex.org/W4381745543', 'https://openalex.org/W3093724499', 'https://openalex.org/W2979324006', 'https://openalex.org/W2752021769', 'https://openalex.org/W2369807905', 'https://openalex.org/W2213169543', 'https://openalex.org/W2087564251', 'https://openalex.org/W2062737926', 'https://openalex.org/W1504159650'], 'abstract_inverted_index': {'Noise': [0], 'coupling': [1], 'at': [2, 139], 'various': [3], 'nodes': [4, 87], 'within': [5, 23], 'the': [6, 13, 43, 59, 89, 95, 111, 118, 121, 124, 135], 'loop': [7], 'during': [8], 'start-up': [9, 20, 132], 'is': [10, 32, 50], 'one': [11], 'of': [12, 38, 76, 84, 88, 97, 110, 137], 'reasons': [14], 'that': [15], 'make': [16], 'PLL': [17, 30, 49, 61, 69, 115, 126], 'not': [18], 'to': [19, 34, 57, 78, 93], 'or': [21], 'lock': [22, 25, 129], 'specified': [24], 'time.': [26], 'Therefore': [27], 'a': [28], 'robust': [29], 'design': [31], 'required': [33], 'counter': [35], 'these': [36], 'effects': [37], 'noise.': [39], 'In': [40], 'this': [41], 'paper': [42], 'novel': [44], 'comparator': [45], 'integrated': [46, 60, 112], 'charge': [47, 113], 'pump': [48, 114], 'discussed.': [51], 'Simulation': [52], 'and': [53, 65, 80, 107, 131, 142], 'characterization': [54], 'were': [55, 91], 'performed': [56], 'observe': [58, 94], 'behavior': [62, 96], 'across': [63], 'voltage': [64], 'temperature.': [66], 'The': [67], 'programmable': [68], 'was': [70], 'designed': [71], 'for': [72], 'reference': [73], 'input': [74], 'clock': [75], '10': [77], '30MHz': [79], 'maximum': [81], 'output': [82, 141], 'frequency': [83, 102], '100MHz.': [85], 'Internal': [86], 'chip': [90], 'probed': [92], 'individual': [98], 'blocks': [99], '(Comparator,': [100], 'Phase': [101], 'detector,': [103], 'Charge': [104], 'pump,': [105], 'VCO': [106, 140], 'P/Q': [108], 'dividers)': [109], 'chip.': [116], 'Comparing': [117], 'characteristics': [119], 'with': [120], 'conventional': [122], 'PLL,': [123], 'proposed': [125], 'showed': [127], 'no': [128], 'time': [130], 'issue': [133], 'in': [134], 'presence': [136], 'noise': [138], 'feedback': [143], 'dividers.': [144]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2087564251', 'counts_by_year': [], 'updated_date': '2025-01-07T20:42:11.183500', 'created_date': '2016-06-24'}