Publication Information

{'id': 'https://openalex.org/W2985586802', 'doi': 'https://doi.org/10.1109/essderc.2019.8901731', 'title': 'SIMPLY: Design of a RRAM-Based Smart Logic-in-Memory Architecture using RRAM Compact Model', 'display_name': 'SIMPLY: Design of a RRAM-Based Smart Logic-in-Memory Architecture using RRAM Compact Model', 'publication_year': 2019, 'publication_date': '2019-09-01', 'ids': {'openalex': 'https://openalex.org/W2985586802', 'doi': 'https://doi.org/10.1109/essderc.2019.8901731', 'mag': '2985586802'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/essderc.2019.8901731', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5021479723', 'display_name': 'Francesco Maria Puglisi', 'orcid': 'https://orcid.org/0000-0001-6178-2614'}, 'institutions': [{'id': 'https://openalex.org/I122346577', 'display_name': 'University of Modena and Reggio Emilia', 'ror': 'https://ror.org/02d4c4y02', 'country_code': 'IT', 'type': 'education', 'lineage': ['https://openalex.org/I122346577']}], 'countries': ['IT'], 'is_corresponding': False, 'raw_author_name': 'Francesco Maria Puglisi', 'raw_affiliation_strings': ['DIEF, Università di Modena e Reggio Emilia, Modena (MO), Italy'], 'affiliations': [{'raw_affiliation_string': 'DIEF, Università di Modena e Reggio Emilia, Modena (MO), Italy', 'institution_ids': ['https://openalex.org/I122346577']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5080752925', 'display_name': 'Tommaso Zanotti', 'orcid': 'https://orcid.org/0000-0002-4145-8830'}, 'institutions': [{'id': 'https://openalex.org/I122346577', 'display_name': 'University of Modena and Reggio Emilia', 'ror': 'https://ror.org/02d4c4y02', 'country_code': 'IT', 'type': 'education', 'lineage': ['https://openalex.org/I122346577']}], 'countries': ['IT'], 'is_corresponding': False, 'raw_author_name': 'Tommaso Zanotti', 'raw_affiliation_strings': ['DIEF, Università di Modena e Reggio Emilia, Modena (MO), Italy'], 'affiliations': [{'raw_affiliation_string': 'DIEF, Università di Modena e Reggio Emilia, Modena (MO), Italy', 'institution_ids': ['https://openalex.org/I122346577']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5005663559', 'display_name': 'Paolo Pavan', 'orcid': 'https://orcid.org/0000-0001-5420-1797'}, 'institutions': [{'id': 'https://openalex.org/I122346577', 'display_name': 'University of Modena and Reggio Emilia', 'ror': 'https://ror.org/02d4c4y02', 'country_code': 'IT', 'type': 'education', 'lineage': ['https://openalex.org/I122346577']}], 'countries': ['IT'], 'is_corresponding': False, 'raw_author_name': 'Paolo Pavan', 'raw_affiliation_strings': ['DIEF, Università di Modena e Reggio Emilia, Modena (MO), Italy'], 'affiliations': [{'raw_affiliation_string': 'DIEF, Università di Modena e Reggio Emilia, Modena (MO), Italy', 'institution_ids': ['https://openalex.org/I122346577']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 4.232, 'has_fulltext': False, 'cited_by_count': 15, 'citation_normalized_percentile': {'value': 0.824985, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 89, 'max': 90}, 'biblio': {'volume': None, 'issue': None, 'first_page': None, 'last_page': None}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T10502', 'display_name': 'Advanced Memory and Neural Computing', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T10502', 'display_name': 'Advanced Memory and Neural Computing', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T12808', 'display_name': 'Ferroelectric and Negative Capacitance Devices', 'score': 0.9998, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11601', 'display_name': 'Neuroscience and Neural Engineering', 'score': 0.9991, 'subfield': {'id': 'https://openalex.org/subfields/2804', 'display_name': 'Cellular and Molecular Neuroscience'}, 'field': {'id': 'https://openalex.org/fields/28', 'display_name': 'Neuroscience'}, 'domain': {'id': 'https://openalex.org/domains/1', 'display_name': 'Life Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/non-volatile-memory', 'display_name': 'Non-Volatile Memory', 'score': 0.4383043}], 'concepts': [{'id': 'https://openalex.org/C182019814', 'wikidata': 'https://www.wikidata.org/wiki/Q1143830', 'display_name': 'Resistive random-access memory', 'level': 3, 'score': 0.9349401}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.55782366}, {'id': 'https://openalex.org/C123657996', 'wikidata': 'https://www.wikidata.org/wiki/Q12271', 'display_name': 'Architecture', 'level': 2, 'score': 0.48090887}, {'id': 'https://openalex.org/C177950962', 'wikidata': 'https://www.wikidata.org/wiki/Q10997658', 'display_name': 'Non-volatile memory', 'level': 2, 'score': 0.4383043}, {'id': 'https://openalex.org/C118524514', 'wikidata': 'https://www.wikidata.org/wiki/Q173212', 'display_name': 'Computer architecture', 'level': 1, 'score': 0.3542184}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.22427192}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.21185982}, {'id': 'https://openalex.org/C9390403', 'wikidata': 'https://www.wikidata.org/wiki/Q3966', 'display_name': 'Computer hardware', 'level': 1, 'score': 0.14290011}, {'id': 'https://openalex.org/C165801399', 'wikidata': 'https://www.wikidata.org/wiki/Q25428', 'display_name': 'Voltage', 'level': 2, 'score': 0.050637364}, {'id': 'https://openalex.org/C142362112', 'wikidata': 'https://www.wikidata.org/wiki/Q735', 'display_name': 'Art', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C153349607', 'wikidata': 'https://www.wikidata.org/wiki/Q36649', 'display_name': 'Visual arts', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/essderc.2019.8901731', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'score': 0.74, 'display_name': 'Affordable and clean energy', 'id': 'https://metadata.un.org/sdg/7'}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 10, 'referenced_works': ['https://openalex.org/W1987760418', 'https://openalex.org/W2004640050', 'https://openalex.org/W2025674646', 'https://openalex.org/W2066280488', 'https://openalex.org/W2419663043', 'https://openalex.org/W2614631111', 'https://openalex.org/W2761857919', 'https://openalex.org/W2765843240', 'https://openalex.org/W2803197370', 'https://openalex.org/W2896474101'], 'related_works': ['https://openalex.org/W989761102', 'https://openalex.org/W2533127403', 'https://openalex.org/W2410132916', 'https://openalex.org/W2183989414', 'https://openalex.org/W2162174949', 'https://openalex.org/W2104937488', 'https://openalex.org/W2076211355', 'https://openalex.org/W2033811947', 'https://openalex.org/W2007070351', 'https://openalex.org/W1551399929'], 'abstract_inverted_index': {'In': [0], 'this': [1], 'work,': [2], 'we': [3, 39], 'introduce': [4], 'a': [5, 41, 106], 'new': [6], 'RRAM-based': [7], 'Smart': [8], 'IMPLY': [9], '(SIMPLY)': [10], 'logic': [11, 76, 87], 'scheme': [12, 81], 'with': [13], 'unique': [14], 'benefits': [15], 'for': [16, 60], 'low-power': [17], 'systems': [18], 'and': [19, 23, 55, 74, 98, 100], 'verify': [20], 'its': [21], 'feasibility': [22], 'advantages': [24], 'by': [25], 'means': [26], 'of': [27, 45, 64, 70, 86, 96, 108], 'circuit': [28], 'simulations': [29], 'allowing': [30], 'appropriate': [31], 'device/circuit': [32], 'requirements': [33], 'co-design.': [34], 'Differently': [35], 'from': [36], 'previous': [37], 'works,': [38], 'use': [40], 'physics-based': [42], 'compact': [43], 'model': [44], 'RRAM': [46], 'devices': [47], 'able': [48], 'to': [49, 105], 'reproduce': [50], 'both': [51], 'the': [52, 56, 61, 65, 68, 75, 84, 91, 94], 'ultrafast': [53], 'AC': [54], 'DC': [57], 'behavior,': [58], 'accounting': [59], 'intrinsic': [62], 'variability': [63], 'resistive': [66], 'states,': [67], 'occurrence': [69], 'Random': [71], 'Telegraph': [72], 'Noise,': [73], 'state': [77, 88], 'degradation.': [78], 'The': [79], 'proposed': [80], 'strongly': [82], 'alleviates': [83], 'issue': [85], 'degradation,': [89], 'breaks': [90], 'trade-off': [92], 'between': [93], 'choice': [95], 'VSET': [97], 'VCOND,': [99], 'allows': [101], 'saving': [102], 'energy': [103], 'up': [104], 'factor': [107], '~230': [109], 'requiring': [110], 'minimum': [111], 'area': [112], 'overhead.': [113]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2985586802', 'counts_by_year': [{'year': 2023, 'cited_by_count': 2}, {'year': 2022, 'cited_by_count': 1}, {'year': 2021, 'cited_by_count': 5}, {'year': 2020, 'cited_by_count': 7}], 'updated_date': '2024-12-13T22:16:10.420797', 'created_date': '2019-11-22'}