Publication Information

{'id': 'https://openalex.org/W2352076433', 'doi': None, 'title': 'Design and Realization of High Performance Frequency Synthesizer Based on DDS+PLL', 'display_name': 'Design and Realization of High Performance Frequency Synthesizer Based on DDS+PLL', 'publication_year': 2010, 'publication_date': '2010-01-01', 'ids': {'openalex': 'https://openalex.org/W2352076433', 'mag': '2352076433'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://en.cnki.com.cn/Article_en/CJFDTOTAL-XDDJ201005027.htm', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2764664148', 'display_name': 'Modern Electronics Technique', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4320800568', 'host_organization_name': 'Chinese Institute of Electronics', 'host_organization_lineage': ['https://openalex.org/P4320800568'], 'host_organization_lineage_names': ['Chinese Institute of Electronics'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'journal-article', 'indexed_in': [], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5051516333', 'display_name': 'Yi Shi', 'orcid': 'https://orcid.org/0000-0001-7909-6831'}, 'institutions': [{'id': 'https://openalex.org/I181326427', 'display_name': 'Donghua University', 'ror': 'https://ror.org/035psfh38', 'country_code': 'CN', 'type': 'education', 'lineage': ['https://openalex.org/I181326427']}], 'countries': ['CN'], 'is_corresponding': True, 'raw_author_name': 'Shi Yi', 'raw_affiliation_strings': ['College of Information Science and Technology, Donghua University,Shanghai 201620,China)'], 'affiliations': [{'raw_affiliation_string': 'College of Information Science and Technology, Donghua University,Shanghai 201620,China)', 'institution_ids': ['https://openalex.org/I181326427']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': ['https://openalex.org/A5051516333'], 'corresponding_institution_ids': ['https://openalex.org/I181326427'], 'apc_list': None, 'apc_paid': None, 'fwci': 0.396, 'has_fulltext': False, 'cited_by_count': 1, 'citation_normalized_percentile': {'value': 0.575108, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 64, 'max': 71}, 'biblio': {'volume': None, 'issue': None, 'first_page': None, 'last_page': None}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T13734', 'display_name': 'Advanced Computational Techniques and Applications', 'score': 0.9859, 'subfield': {'id': 'https://openalex.org/subfields/1702', 'display_name': 'Artificial Intelligence'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T13734', 'display_name': 'Advanced Computational Techniques and Applications', 'score': 0.9859, 'subfield': {'id': 'https://openalex.org/subfields/1702', 'display_name': 'Artificial Intelligence'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 0.9844, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T12941', 'display_name': 'Embedded Systems and FPGA Design', 'score': 0.9655, 'subfield': {'id': 'https://openalex.org/subfields/2207', 'display_name': 'Control and Systems Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/direct-digital-synthesizer', 'display_name': 'Direct digital synthesizer', 'score': 0.8233268}, {'id': 'https://openalex.org/keywords/pll-multibit', 'display_name': 'PLL multibit', 'score': 0.71415305}, {'id': 'https://openalex.org/keywords/realization', 'display_name': 'Realization (probability)', 'score': 0.5591697}, {'id': 'https://openalex.org/keywords/wideband', 'display_name': 'Wideband', 'score': 0.4803818}], 'concepts': [{'id': 'https://openalex.org/C12707504', 'wikidata': 'https://www.wikidata.org/wiki/Q52637', 'display_name': 'Phase-locked loop', 'level': 3, 'score': 0.89863265}, {'id': 'https://openalex.org/C166089067', 'wikidata': 'https://www.wikidata.org/wiki/Q1227465', 'display_name': 'Direct digital synthesizer', 'level': 5, 'score': 0.8233268}, {'id': 'https://openalex.org/C182099602', 'wikidata': 'https://www.wikidata.org/wiki/Q2660678', 'display_name': 'Frequency synthesizer', 'level': 4, 'score': 0.78979886}, {'id': 'https://openalex.org/C77881186', 'wikidata': 'https://www.wikidata.org/wiki/Q7119642', 'display_name': 'PLL multibit', 'level': 4, 'score': 0.71415305}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.63866913}, {'id': 'https://openalex.org/C165005293', 'wikidata': 'https://www.wikidata.org/wiki/Q1074500', 'display_name': 'Chip', 'level': 2, 'score': 0.5953113}, {'id': 'https://openalex.org/C89631360', 'wikidata': 'https://www.wikidata.org/wiki/Q1428766', 'display_name': 'Phase noise', 'level': 2, 'score': 0.57589525}, {'id': 'https://openalex.org/C2781089630', 'wikidata': 'https://www.wikidata.org/wiki/Q21856745', 'display_name': 'Realization (probability)', 'level': 2, 'score': 0.5591697}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.55737454}, {'id': 'https://openalex.org/C2780202535', 'wikidata': 'https://www.wikidata.org/wiki/Q4524457', 'display_name': 'Wideband', 'level': 2, 'score': 0.4803818}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.3129937}, {'id': 'https://openalex.org/C76155785', 'wikidata': 'https://www.wikidata.org/wiki/Q418', 'display_name': 'Telecommunications', 'level': 1, 'score': 0.14509952}, {'id': 'https://openalex.org/C105795698', 'wikidata': 'https://www.wikidata.org/wiki/Q12483', 'display_name': 'Statistics', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://en.cnki.com.cn/Article_en/CJFDTOTAL-XDDJ201005027.htm', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2764664148', 'display_name': 'Modern Electronics Technique', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4320800568', 'host_organization_name': 'Chinese Institute of Electronics', 'host_organization_lineage': ['https://openalex.org/P4320800568'], 'host_organization_lineage_names': ['Chinese Institute of Electronics'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 0, 'referenced_works': [], 'related_works': ['https://openalex.org/W2533176371', 'https://openalex.org/W2393391611', 'https://openalex.org/W2390006665', 'https://openalex.org/W2384337837', 'https://openalex.org/W2382465025', 'https://openalex.org/W2377598171', 'https://openalex.org/W2375179710', 'https://openalex.org/W2374761771', 'https://openalex.org/W2374704668', 'https://openalex.org/W2372610010', 'https://openalex.org/W2370296832', 'https://openalex.org/W2370071821', 'https://openalex.org/W2369039419', 'https://openalex.org/W2358488697', 'https://openalex.org/W2355382277', 'https://openalex.org/W2353586717', 'https://openalex.org/W2353163531', 'https://openalex.org/W2350406101', 'https://openalex.org/W2138627512', 'https://openalex.org/W2063650506'], 'abstract_inverted_index': {'In': [0], 'view': [1], 'of': [2, 6, 49], 'the': [3, 7, 13, 32, 37, 42, 50, 55, 62, 99], 'respective': [4], 'advantages': [5], 'Direct': [8], 'Digital': [9], 'Frequency': [10], 'Synthesizer(DDS)': [11], 'and': [12, 36, 46, 59, 69, 76, 79], 'integrated': [14, 38], 'Phase': [15], 'Locked': [16], 'Loop(PLL),a': [17], 'high': [18], 'performance': [19], 'frequency': [20, 85], 'synthesizer': [21, 86], 'is': [22, 25, 29, 65, 73], 'designed': [23, 75], 'which': [24], 'used': [26], 'in': [27], 'GSM1800MHz.It': [28], 'formed': [30], 'by': [31], 'DDS': [33], 'chip': [34, 52], 'AD9851': [35], 'phase-locked-chip': [39], 'ADF4113': [40], 'using': [41, 67], 'DDS+PLL': [43], 'technology.The': [44], 'performance,structure': [45], 'application': [47], 'method': [48], 'core': [51], 'are': [53], 'introduced.At': [54], 'same': [56], 'time,the': [57], 'simulation': [58, 78], 'optimization': [60], 'for': [61], 'design': [63, 101], 'proposal': [64], 'made': [66], 'ADS': [68], 'ADISimPLL': [70], 'software.The': [71], 'filter': [72], 'deliberately': [74], 'selected.The': [77], 'optimized': [80], 'results': [81, 97], 'prove': [82], 'that': [83], 'this': [84], 'has': [87], 'characteristics': [88], 'such': [89], 'as': [90], 'wideband,high': [91], 'resolution,and': [92], 'low': [93], 'phase': [94], 'noise.The': [95], 'test': [96], 'meet': [98], 'basic': [100], 'requirements.': [102]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2352076433', 'counts_by_year': [], 'updated_date': '2024-12-07T19:15:22.598391', 'created_date': '2016-06-24'}