Publication Information

{'id': 'https://openalex.org/W2181601762', 'doi': None, 'title': 'Presentation and Formal Verification of a Family of Protocols for Latency Insensitive Design', 'display_name': 'Presentation and Formal Verification of a Family of Protocols for Latency Insensitive Design', 'publication_year': 2005, 'publication_date': '2005-01-01', 'ids': {'openalex': 'https://openalex.org/W2181601762', 'mag': '2181601762'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://www.davidberner.de/publications/techrep0502.pdf', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'journal-article', 'indexed_in': [], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5084835632', 'display_name': 'Syed Suhaib', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'Syed Suhaib', 'raw_affiliation_strings': [], 'affiliations': []}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5049070037', 'display_name': 'David Berner', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'David Berner', 'raw_affiliation_strings': [], 'affiliations': []}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5052021148', 'display_name': 'Deepak A. Mathaikutty', 'orcid': 'https://orcid.org/0009-0004-3768-1337'}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'Deepak Mathaikutty', 'raw_affiliation_strings': [], 'affiliations': []}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5010968465', 'display_name': 'Jean-Pierre Talpin', 'orcid': 'https://orcid.org/0000-0002-0556-4265'}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'Jean-Pierre Talpin', 'raw_affiliation_strings': [], 'affiliations': []}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5021517996', 'display_name': 'Sandeep K. Shukla', 'orcid': 'https://orcid.org/0000-0001-5525-7426'}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'Sandeep Shukla', 'raw_affiliation_strings': [], 'affiliations': []}], 'institution_assertions': [], 'countries_distinct_count': 0, 'institutions_distinct_count': 0, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 2.19, 'has_fulltext': False, 'cited_by_count': 8, 'citation_normalized_percentile': {'value': 0.498387, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 80, 'max': 81}, 'biblio': {'volume': None, 'issue': None, 'first_page': None, 'last_page': None}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T10904', 'display_name': 'Embedded Systems Design Techniques', 'score': 0.9999, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T10904', 'display_name': 'Embedded Systems Design Techniques', 'score': 0.9999, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10363', 'display_name': 'Low-power high-performance VLSI design', 'score': 0.9997, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10829', 'display_name': 'Interconnection Networks and Systems', 'score': 0.9996, 'subfield': {'id': 'https://openalex.org/subfields/1705', 'display_name': 'Computer Networks and Communications'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/presentation', 'display_name': 'Presentation (obstetrics)', 'score': 0.45202634}], 'concepts': [{'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.66114455}, {'id': 'https://openalex.org/C82876162', 'wikidata': 'https://www.wikidata.org/wiki/Q17096504', 'display_name': 'Latency (audio)', 'level': 2, 'score': 0.6410792}, {'id': 'https://openalex.org/C2780385302', 'wikidata': 'https://www.wikidata.org/wiki/Q367158', 'display_name': 'Protocol (science)', 'level': 3, 'score': 0.5009723}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.49246773}, {'id': 'https://openalex.org/C2777601897', 'wikidata': 'https://www.wikidata.org/wiki/Q3409113', 'display_name': 'Presentation (obstetrics)', 'level': 2, 'score': 0.45202634}, {'id': 'https://openalex.org/C111498074', 'wikidata': 'https://www.wikidata.org/wiki/Q173326', 'display_name': 'Formal verification', 'level': 2, 'score': 0.42879346}, {'id': 'https://openalex.org/C36503486', 'wikidata': 'https://www.wikidata.org/wiki/Q11235244', 'display_name': 'Domain (mathematical analysis)', 'level': 2, 'score': 0.42005587}, {'id': 'https://openalex.org/C123745756', 'wikidata': 'https://www.wikidata.org/wiki/Q1665949', 'display_name': 'Interconnection', 'level': 2, 'score': 0.41288498}, {'id': 'https://openalex.org/C118524514', 'wikidata': 'https://www.wikidata.org/wiki/Q173212', 'display_name': 'Computer architecture', 'level': 1, 'score': 0.3461814}, {'id': 'https://openalex.org/C31258907', 'wikidata': 'https://www.wikidata.org/wiki/Q1301371', 'display_name': 'Computer network', 'level': 1, 'score': 0.22378498}, {'id': 'https://openalex.org/C80444323', 'wikidata': 'https://www.wikidata.org/wiki/Q2878974', 'display_name': 'Theoretical computer science', 'level': 1, 'score': 0.15735888}, {'id': 'https://openalex.org/C76155785', 'wikidata': 'https://www.wikidata.org/wiki/Q418', 'display_name': 'Telecommunications', 'level': 1, 'score': 0.10373646}, {'id': 'https://openalex.org/C71924100', 'wikidata': 'https://www.wikidata.org/wiki/Q11190', 'display_name': 'Medicine', 'level': 0, 'score': 0.082831025}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.0805392}, {'id': 'https://openalex.org/C134306372', 'wikidata': 'https://www.wikidata.org/wiki/Q7754', 'display_name': 'Mathematical analysis', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C204787440', 'wikidata': 'https://www.wikidata.org/wiki/Q188504', 'display_name': 'Alternative medicine', 'level': 2, 'score': 0.0}, {'id': 'https://openalex.org/C142724271', 'wikidata': 'https://www.wikidata.org/wiki/Q7208', 'display_name': 'Pathology', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C126838900', 'wikidata': 'https://www.wikidata.org/wiki/Q77604', 'display_name': 'Radiology', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://www.davidberner.de/publications/techrep0502.pdf', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 7, 'referenced_works': ['https://openalex.org/W1539432158', 'https://openalex.org/W1542768242', 'https://openalex.org/W1600560111', 'https://openalex.org/W2100720925', 'https://openalex.org/W2126626036', 'https://openalex.org/W2144148413', 'https://openalex.org/W2160566592'], 'related_works': ['https://openalex.org/W3107874096', 'https://openalex.org/W3093959190', 'https://openalex.org/W2993659609', 'https://openalex.org/W2550609582', 'https://openalex.org/W2399685141', 'https://openalex.org/W2295753875', 'https://openalex.org/W2197021978', 'https://openalex.org/W2160566592', 'https://openalex.org/W2138215711', 'https://openalex.org/W2136459228', 'https://openalex.org/W2122645481', 'https://openalex.org/W2111690936', 'https://openalex.org/W2087722483', 'https://openalex.org/W2029549396', 'https://openalex.org/W2016814971', 'https://openalex.org/W1999823427', 'https://openalex.org/W1996239948', 'https://openalex.org/W1603147766', 'https://openalex.org/W158833317', 'https://openalex.org/W1507727691'], 'abstract_inverted_index': {'With': [0], 'increasing': [1], 'clock': [2, 14, 20, 55, 65, 94], 'frequencies': [3], 'in': [4, 34, 108], 'the': [5, 8, 23, 81, 85, 89, 99, 103, 146], 'gigahertz': [6], 'ranges,': [7], 'distance': [9], 'signals': [10], 'travel': [11], 'during': [12], 'one': [13], 'cycle': [15], 'decreases,': [16], 'making': [17, 67, 130], 'a': [18, 112, 119, 125, 156, 181], 'synchronous': [19, 39, 148], 'routing': [21], 'throughout': [22], 'chip': [24], 'impossible.': [25], 'Therefore,': [26], 'interconnect': [27, 82], 'latency': [28], 'needs': [29], 'to': [30, 43, 63, 71, 145], 'be': [31, 44], 'tolerated,': [32], 'and': [33, 152, 177], 'IP': [35], 'based': [36], 'design': [37], 'various': [38], 'logic': [40], 'blocks': [41], 'need': [42], 'connected': [45], 'via': [46], 'long': [47, 106], 'interconnects': [48, 107], 'that': [49, 132], 'have': [50], 'communication': [51], 'delays': [52], 'of': [53, 101, 105, 155, 158, 180, 183], 'multiple': [54], 'cycles.': [56], 'Sometimes': [57], 'two': [58], 'communicating': [59], 'IPs': [60, 90, 110], 'also': [61, 123], 'belong': [62], 'different': [64], 'domains,': [66], 'their': [68], 'interaction': [69], 'difficult': [70], 'implement.': [72], 'Latency': [73, 161, 186], 'insensitive': [74], 'protocols': [75], 'were': [76, 91], 'introduced': [77], 'for': [78, 111, 118, 129, 160, 185], 'cases': [79], 'when': [80], 'delay': [83], 'was': [84], 'main': [86], 'concern': [87], 'but': [88], 'under': [92], 'same': [93], 'domain.': [95, 121], 'Here': [96], 'we': [97, 134, 139], 'generalize': [98], 'issue': [100], 'solving': [102], 'problem': [104], 'between': [109], 'single-clock': [113], 'domain': [114], 'as': [115, 117, 133], 'well': [116], 'multi-clock': [120], 'We': [122], 'use': [124], 'formal': [126], 'verification': [127], 'strategy': [128], 'sure': [131], 'gradually': [135], 'refine': [136], 'our': [137], 'protocol,': [138], 'do': [140], 'not': [141], 'become': [142], 'functionally': [143], 'inequivalent': [144], 'original': [147], 'reference': [149], 'design.': [150], 'Presentation': [151, 176], 'Formal': [153, 178], 'Verification': [154, 179], 'Family': [157, 182], 'Protocols': [159, 184], 'Insensitive': [162, 187], 'Design': [163, 188], 'Syed': [164, 189], 'Suhaib,': [165, 190], 'David': [166, 191], 'Berner,': [167, 192], 'Deepak': [168, 193], 'Mathaikutty,': [169, 194], 'Jean-Pierre': [170, 195], 'Talpin,': [171, 196], 'Sandeep': [172, 197], 'Shukla': [173, 199], '{ssuhaib,damathai,shukla}@vt.edu': [174, 205], '{david.berner,talpin}@irisa.fr': [175], 'Kumar': [198], 'Virgina': [200], 'Tech,': [201], 'USA': [202], 'INRIA,': [203], 'France': [204], '{dberner,talpin}@irisa.fr': [206]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2181601762', 'counts_by_year': [], 'updated_date': '2024-12-12T16:58:18.812738', 'created_date': '2016-06-24'}