Publication Information

{'id': 'https://openalex.org/W2168107610', 'doi': 'https://doi.org/10.1109/tc.2006.188', 'title': 'Validating Families of Latency Insensitive Protocols', 'display_name': 'Validating Families of Latency Insensitive Protocols', 'publication_year': 2006, 'publication_date': '2006-10-12', 'ids': {'openalex': 'https://openalex.org/W2168107610', 'doi': 'https://doi.org/10.1109/tc.2006.188', 'mag': '2168107610'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/tc.2006.188', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S157670870', 'display_name': 'IEEE Transactions on Computers', 'issn_l': '0018-9340', 'issn': ['0018-9340', '1557-9956', '2326-3814'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310319808', 'host_organization_name': 'Institute of Electrical and Electronics Engineers', 'host_organization_lineage': ['https://openalex.org/P4310319808'], 'host_organization_lineage_names': ['Institute of Electrical and Electronics Engineers'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'journal-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5084835632', 'display_name': 'Syed Suhaib', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I859038795', 'display_name': 'Virginia Tech', 'ror': 'https://ror.org/02smfhw86', 'country_code': 'US', 'type': 'education', 'lineage': ['https://openalex.org/I859038795']}], 'countries': ['US'], 'is_corresponding': False, 'raw_author_name': 'S. Suhaib', 'raw_affiliation_strings': ['Virginia Technology, Blacksburg, VA, USA'], 'affiliations': [{'raw_affiliation_string': 'Virginia Technology, Blacksburg, VA, USA', 'institution_ids': ['https://openalex.org/I859038795']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5052021148', 'display_name': 'Deepak A. Mathaikutty', 'orcid': 'https://orcid.org/0009-0004-3768-1337'}, 'institutions': [{'id': 'https://openalex.org/I859038795', 'display_name': 'Virginia Tech', 'ror': 'https://ror.org/02smfhw86', 'country_code': 'US', 'type': 'education', 'lineage': ['https://openalex.org/I859038795']}], 'countries': ['US'], 'is_corresponding': False, 'raw_author_name': 'D. Mathaikutty', 'raw_affiliation_strings': ['Virginia Technology, Blacksburg, VA, USA'], 'affiliations': [{'raw_affiliation_string': 'Virginia Technology, Blacksburg, VA, USA', 'institution_ids': ['https://openalex.org/I859038795']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5049070037', 'display_name': 'David Berner', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I4210117273', 'display_name': "École Nationale Supérieure d'Art", 'ror': 'https://ror.org/02kgft750', 'country_code': 'FR', 'type': 'education', 'lineage': ['https://openalex.org/I4210117273']}], 'countries': ['FR'], 'is_corresponding': False, 'raw_author_name': 'D. Berner', 'raw_affiliation_strings': ['ENSI de Bourges, Bourges, France'], 'affiliations': [{'raw_affiliation_string': 'ENSI de Bourges, Bourges, France', 'institution_ids': ['https://openalex.org/I4210117273']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5021517996', 'display_name': 'Sandeep K. Shukla', 'orcid': 'https://orcid.org/0000-0001-5525-7426'}, 'institutions': [{'id': 'https://openalex.org/I859038795', 'display_name': 'Virginia Tech', 'ror': 'https://ror.org/02smfhw86', 'country_code': 'US', 'type': 'education', 'lineage': ['https://openalex.org/I859038795']}], 'countries': ['US'], 'is_corresponding': False, 'raw_author_name': 'S. Shukla', 'raw_affiliation_strings': ['Virginia Technology, Blacksburg, VA, USA'], 'affiliations': [{'raw_affiliation_string': 'Virginia Technology, Blacksburg, VA, USA', 'institution_ids': ['https://openalex.org/I859038795']}]}], 'institution_assertions': [], 'countries_distinct_count': 2, 'institutions_distinct_count': 2, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 4.931, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 23, 'citation_normalized_percentile': {'value': 0.90373, 'is_in_top_1_percent': False, 'is_in_top_10_percent': True}, 'cited_by_percentile_year': {'min': 88, 'max': 89}, 'biblio': {'volume': '55', 'issue': '11', 'first_page': '1391', 'last_page': '1401'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T10904', 'display_name': 'Embedded Systems Design Techniques', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T10904', 'display_name': 'Embedded Systems Design Techniques', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10142', 'display_name': 'Formal Methods in Verification', 'score': 0.9998, 'subfield': {'id': 'https://openalex.org/subfields/1703', 'display_name': 'Computational Theory and Mathematics'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10829', 'display_name': 'Interconnection Networks and Systems', 'score': 0.9997, 'subfield': {'id': 'https://openalex.org/subfields/1705', 'display_name': 'Computer Networks and Communications'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/formal-equivalence-checking', 'display_name': 'Formal equivalence checking', 'score': 0.42897987}], 'concepts': [{'id': 'https://openalex.org/C55439883', 'wikidata': 'https://www.wikidata.org/wiki/Q360812', 'display_name': 'Correctness', 'level': 2, 'score': 0.91675}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.84237015}, {'id': 'https://openalex.org/C82876162', 'wikidata': 'https://www.wikidata.org/wiki/Q17096504', 'display_name': 'Latency (audio)', 'level': 2, 'score': 0.6824402}, {'id': 'https://openalex.org/C168065819', 'wikidata': 'https://www.wikidata.org/wiki/Q845566', 'display_name': 'Debugging', 'level': 2, 'score': 0.5674451}, {'id': 'https://openalex.org/C111498074', 'wikidata': 'https://www.wikidata.org/wiki/Q173326', 'display_name': 'Formal verification', 'level': 2, 'score': 0.5593168}, {'id': 'https://openalex.org/C96654402', 'wikidata': 'https://www.wikidata.org/wiki/Q5469962', 'display_name': 'Formal equivalence checking', 'level': 3, 'score': 0.42897987}, {'id': 'https://openalex.org/C75606506', 'wikidata': 'https://www.wikidata.org/wiki/Q1049183', 'display_name': 'Formal methods', 'level': 2, 'score': 0.41622788}, {'id': 'https://openalex.org/C80444323', 'wikidata': 'https://www.wikidata.org/wiki/Q2878974', 'display_name': 'Theoretical computer science', 'level': 1, 'score': 0.36988837}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.35580465}, {'id': 'https://openalex.org/C120314980', 'wikidata': 'https://www.wikidata.org/wiki/Q180634', 'display_name': 'Distributed computing', 'level': 1, 'score': 0.35077792}, {'id': 'https://openalex.org/C113775141', 'wikidata': 'https://www.wikidata.org/wiki/Q428691', 'display_name': 'Computer engineering', 'level': 1, 'score': 0.3321033}, {'id': 'https://openalex.org/C11413529', 'wikidata': 'https://www.wikidata.org/wiki/Q8366', 'display_name': 'Algorithm', 'level': 1, 'score': 0.24907497}, {'id': 'https://openalex.org/C199360897', 'wikidata': 'https://www.wikidata.org/wiki/Q9143', 'display_name': 'Programming language', 'level': 1, 'score': 0.24338436}, {'id': 'https://openalex.org/C76155785', 'wikidata': 'https://www.wikidata.org/wiki/Q418', 'display_name': 'Telecommunications', 'level': 1, 'score': 0.07784167}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/tc.2006.188', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S157670870', 'display_name': 'IEEE Transactions on Computers', 'issn_l': '0018-9340', 'issn': ['0018-9340', '1557-9956', '2326-3814'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310319808', 'host_organization_name': 'Institute of Electrical and Electronics Engineers', 'host_organization_lineage': ['https://openalex.org/P4310319808'], 'host_organization_lineage_names': ['Institute of Electrical and Electronics Engineers'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 20, 'referenced_works': ['https://openalex.org/W1539432158', 'https://openalex.org/W1542768242', 'https://openalex.org/W1546727036', 'https://openalex.org/W1600560111', 'https://openalex.org/W1829244603', 'https://openalex.org/W1933035759', 'https://openalex.org/W1999823427', 'https://openalex.org/W2100720925', 'https://openalex.org/W2120062652', 'https://openalex.org/W2126626036', 'https://openalex.org/W2128728233', 'https://openalex.org/W2144148413', 'https://openalex.org/W2160566592', 'https://openalex.org/W2181601762', 'https://openalex.org/W2340735175', 'https://openalex.org/W2913459036', 'https://openalex.org/W4229823398', 'https://openalex.org/W4240110784', 'https://openalex.org/W4244400208', 'https://openalex.org/W65795563'], 'related_works': ['https://openalex.org/W76179479', 'https://openalex.org/W2981877881', 'https://openalex.org/W2550448639', 'https://openalex.org/W2534958226', 'https://openalex.org/W2391979747', 'https://openalex.org/W2152752131', 'https://openalex.org/W2122355433', 'https://openalex.org/W2106507440', 'https://openalex.org/W2088632015', 'https://openalex.org/W1595003990'], 'abstract_inverted_index': {'With': [0], 'increasing': [1], 'clock': [2, 19], 'frequencies,': [3], 'the': [4, 18, 51, 54, 128], 'signal': [5], 'delay': [6], 'on': [7, 13], 'some': [8], 'interconnects': [9], 'in': [10, 127], 'a': [11, 30, 46, 59, 124], 'System': [12], 'Chip': [14], '(SoC)': [15], 'often': [16], 'exceeds': [17], 'period,': [20], 'which': [21], 'necessitates': [22], 'latency': [23, 43], 'insensitive': [24], 'protocols': [25], '(LIPs).': [26], 'The': [27], 'correctness': [28], 'of': [29, 33, 50, 91, 102, 119, 130], 'system': [31], 'composed': [32], 'synchronous': [34, 48], 'blocks': [35], 'communicating': [36], 'via': [37], 'LIPs': [38, 136], 'is': [39, 62], 'established': [40], 'by': [41], 'showing': [42], 'equivalence': [44], 'between': [45], 'completely': [47], 'composition': [49], 'blocks,': [52], 'and': [53, 69, 83, 113], 'LIP-based': [55], 'composition.': [56], 'Every': [57], 'time': [58], 'new': [60, 89, 135], 'LIP': [61], 'conceived,': [63], 'it': [64], 'needs': [65], 'to': [66, 75, 85, 133, 138], 'be': [67, 123], 'debugged': [68], 'then': [70], 'proven': [71], 'correct.': [72], 'Mathematical': [73], 'theorems': [74], 'establish': [76], 'correctness,': [77], 'though': [78], 'elegant,': [79], 'are': [80], 'error': [81], 'prone,': [82], 'tedious': [84], 'create': [86, 134], 'for': [87, 100, 105, 109, 116, 142], 'every': [88], 'variant': [90], 'LIPs.': [92], 'In': [93], 'this': [94], 'work,': [95], 'we': [96], 'present': [97], 'validation': [98], 'frameworks': [99], 'families': [101], 'LIPs,': [103], 'both': [104], 'dynamic': [106], 'validation,': [107], 'useful': [108, 125], 'early': [110], 'debug': [111], 'cycles,': [112], 'formal': [114, 117], 'verification': [115], 'proof': [118], 'correctness.': [120], 'This': [121], 'can': [122], 'framework': [126], 'hands': [129], 'designers': [131], 'trying': [132], 'or': [137], 'optimize': [139], 'existing': [140], 'ones': [141], 'design': [143], 'convergence.': [144]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2168107610', 'counts_by_year': [{'year': 2021, 'cited_by_count': 1}, {'year': 2016, 'cited_by_count': 1}, {'year': 2013, 'cited_by_count': 1}, {'year': 2012, 'cited_by_count': 3}], 'updated_date': '2024-12-09T09:31:30.517575', 'created_date': '2016-06-24'}