Publication Information

{'id': 'https://openalex.org/W2134484974', 'doi': 'https://doi.org/10.1109/tc.1983.1676295', 'title': 'Graph Theoretical Analysis and Design of Multistage Interconnection Networks', 'display_name': 'Graph Theoretical Analysis and Design of Multistage Interconnection Networks', 'publication_year': 1983, 'publication_date': '1983-07-01', 'ids': {'openalex': 'https://openalex.org/W2134484974', 'doi': 'https://doi.org/10.1109/tc.1983.1676295', 'mag': '2134484974'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/tc.1983.1676295', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S157670870', 'display_name': 'IEEE Transactions on Computers', 'issn_l': '0018-9340', 'issn': ['0018-9340', '1557-9956', '2326-3814'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310319808', 'host_organization_name': 'Institute of Electrical and Electronics Engineers', 'host_organization_lineage': ['https://openalex.org/P4310319808'], 'host_organization_lineage_names': ['Institute of Electrical and Electronics Engineers'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'journal-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5103498964', 'display_name': 'Agrawal', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I137902535', 'display_name': 'North Carolina State University', 'ror': 'https://ror.org/04tj63d06', 'country_code': 'US', 'type': 'education', 'lineage': ['https://openalex.org/I137902535']}], 'countries': ['US'], 'is_corresponding': True, 'raw_author_name': 'None Agrawal', 'raw_affiliation_strings': ['Dept. of Electrical and Computer, Engineering North Carolina State University'], 'affiliations': [{'raw_affiliation_string': 'Dept. of Electrical and Computer, Engineering North Carolina State University', 'institution_ids': ['https://openalex.org/I137902535']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': ['https://openalex.org/A5103498964'], 'corresponding_institution_ids': ['https://openalex.org/I137902535'], 'apc_list': None, 'apc_paid': None, 'fwci': 7.968, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 189, 'citation_normalized_percentile': {'value': 0.992832, 'is_in_top_1_percent': True, 'is_in_top_10_percent': True}, 'cited_by_percentile_year': {'min': 98, 'max': 99}, 'biblio': {'volume': 'C-32', 'issue': '7', 'first_page': '637', 'last_page': '648'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T10829', 'display_name': 'Interconnection Networks and Systems', 'score': 0.9999, 'subfield': {'id': 'https://openalex.org/subfields/1705', 'display_name': 'Computer Networks and Communications'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T10829', 'display_name': 'Interconnection Networks and Systems', 'score': 0.9999, 'subfield': {'id': 'https://openalex.org/subfields/1705', 'display_name': 'Computer Networks and Communications'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10904', 'display_name': 'Embedded Systems Design Techniques', 'score': 0.9918, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10363', 'display_name': 'Low-power high-performance VLSI design', 'score': 0.9844, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/banyan', 'display_name': 'Banyan', 'score': 0.87677824}, {'id': 'https://openalex.org/keywords/multistage-interconnection-networks', 'display_name': 'Multistage interconnection networks', 'score': 0.84398615}, {'id': 'https://openalex.org/keywords/network-analysis', 'display_name': 'Network Analysis', 'score': 0.4423782}], 'concepts': [{'id': 'https://openalex.org/C2780435913', 'wikidata': 'https://www.wikidata.org/wiki/Q465570', 'display_name': 'Banyan', 'level': 2, 'score': 0.87677824}, {'id': 'https://openalex.org/C2776832011', 'wikidata': 'https://www.wikidata.org/wiki/Q6935099', 'display_name': 'Multistage interconnection networks', 'level': 3, 'score': 0.84398615}, {'id': 'https://openalex.org/C123745756', 'wikidata': 'https://www.wikidata.org/wiki/Q1665949', 'display_name': 'Interconnection', 'level': 2, 'score': 0.78087866}, {'id': 'https://openalex.org/C21308566', 'wikidata': 'https://www.wikidata.org/wiki/Q7169365', 'display_name': 'Permutation (music)', 'level': 2, 'score': 0.7389988}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.6894759}, {'id': 'https://openalex.org/C132525143', 'wikidata': 'https://www.wikidata.org/wiki/Q141488', 'display_name': 'Graph', 'level': 2, 'score': 0.4864535}, {'id': 'https://openalex.org/C77553402', 'wikidata': 'https://www.wikidata.org/wiki/Q13222579', 'display_name': 'Upper and lower bounds', 'level': 2, 'score': 0.47385505}, {'id': 'https://openalex.org/C189950617', 'wikidata': 'https://www.wikidata.org/wiki/Q937228', 'display_name': 'Property (philosophy)', 'level': 2, 'score': 0.46083954}, {'id': 'https://openalex.org/C32946077', 'wikidata': 'https://www.wikidata.org/wiki/Q618079', 'display_name': 'Network analysis', 'level': 2, 'score': 0.4423782}, {'id': 'https://openalex.org/C88230418', 'wikidata': 'https://www.wikidata.org/wiki/Q131476', 'display_name': 'Graph theory', 'level': 2, 'score': 0.43184343}, {'id': 'https://openalex.org/C184720557', 'wikidata': 'https://www.wikidata.org/wiki/Q7825049', 'display_name': 'Topology (electrical circuits)', 'level': 2, 'score': 0.41055617}, {'id': 'https://openalex.org/C11413529', 'wikidata': 'https://www.wikidata.org/wiki/Q8366', 'display_name': 'Algorithm', 'level': 1, 'score': 0.3924055}, {'id': 'https://openalex.org/C80444323', 'wikidata': 'https://www.wikidata.org/wiki/Q2878974', 'display_name': 'Theoretical computer science', 'level': 1, 'score': 0.37845954}, {'id': 'https://openalex.org/C173608175', 'wikidata': 'https://www.wikidata.org/wiki/Q232661', 'display_name': 'Parallel computing', 'level': 1, 'score': 0.3412242}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.26422486}, {'id': 'https://openalex.org/C114614502', 'wikidata': 'https://www.wikidata.org/wiki/Q76592', 'display_name': 'Combinatorics', 'level': 1, 'score': 0.1620217}, {'id': 'https://openalex.org/C31258907', 'wikidata': 'https://www.wikidata.org/wiki/Q1301371', 'display_name': 'Computer network', 'level': 1, 'score': 0.15805349}, {'id': 'https://openalex.org/C134306372', 'wikidata': 'https://www.wikidata.org/wiki/Q7754', 'display_name': 'Mathematical analysis', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C138885662', 'wikidata': 'https://www.wikidata.org/wiki/Q5891', 'display_name': 'Philosophy', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C121332964', 'wikidata': 'https://www.wikidata.org/wiki/Q413', 'display_name': 'Physics', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C111472728', 'wikidata': 'https://www.wikidata.org/wiki/Q9471', 'display_name': 'Epistemology', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C24890656', 'wikidata': 'https://www.wikidata.org/wiki/Q82811', 'display_name': 'Acoustics', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C62520636', 'wikidata': 'https://www.wikidata.org/wiki/Q944', 'display_name': 'Quantum mechanics', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/tc.1983.1676295', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S157670870', 'display_name': 'IEEE Transactions on Computers', 'issn_l': '0018-9340', 'issn': ['0018-9340', '1557-9956', '2326-3814'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310319808', 'host_organization_name': 'Institute of Electrical and Electronics Engineers', 'host_organization_lineage': ['https://openalex.org/P4310319808'], 'host_organization_lineage_names': ['Institute of Electrical and Electronics Engineers'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 29, 'referenced_works': ['https://openalex.org/W102433101', 'https://openalex.org/W1857507360', 'https://openalex.org/W1976479454', 'https://openalex.org/W1990379795', 'https://openalex.org/W2012383375', 'https://openalex.org/W2015913288', 'https://openalex.org/W2028613093', 'https://openalex.org/W2032646903', 'https://openalex.org/W2044548351', 'https://openalex.org/W2052282410', 'https://openalex.org/W2065419850', 'https://openalex.org/W2066266738', 'https://openalex.org/W2073748734', 'https://openalex.org/W2077295113', 'https://openalex.org/W2081942300', 'https://openalex.org/W2088308090', 'https://openalex.org/W2089015040', 'https://openalex.org/W2090897403', 'https://openalex.org/W2115819553', 'https://openalex.org/W2124339985', 'https://openalex.org/W2136963271', 'https://openalex.org/W2154307687', 'https://openalex.org/W2161004322', 'https://openalex.org/W2164309468', 'https://openalex.org/W2165142873', 'https://openalex.org/W2316291964', 'https://openalex.org/W4246018428', 'https://openalex.org/W4247374874', 'https://openalex.org/W8038302'], 'related_works': ['https://openalex.org/W4238197572', 'https://openalex.org/W2215461297', 'https://openalex.org/W2153800715', 'https://openalex.org/W2128853291', 'https://openalex.org/W2073811724', 'https://openalex.org/W1987749257', 'https://openalex.org/W1983047968', 'https://openalex.org/W1897112082', 'https://openalex.org/W1569023040', 'https://openalex.org/W11362006'], 'abstract_inverted_index': {'This': [0], 'paper': [1], 'introduces': [2], 'two': [3], 'graph': [4], 'theoretic': [5], 'models': [6, 34], 'that': [7, 36, 47], 'provide': [8], 'a': [9, 27], 'uniform': [10], 'procedure': [11], 'for': [12, 57, 106], 'analyzing': [13], '2n-input/2n-output': [14], 'Multistage': [15], 'Interconnection': [16], 'Networks': [17], "(MIN's),": [18], 'implemented': [19, 52], 'with': [20], '2-input/2-output': [21], 'Switching': [22], 'Elements': [23], "(SE's)": [24], 'and': [25, 44, 67, 75, 83, 87], 'satisfying': [26], 'characteristics': [28], 'called': [29], 'the': [30, 95, 101, 107], '"buddy': [31], 'property."': [32], 'These': [33], 'show': [35], 'all': [37], 'such': [38], 'n-stage': [39, 73], "MIN's": [40, 74], 'are': [41], 'topologically': [42], 'equivalent': [43], 'hence': [45], 'prove': [46], 'one': [48], 'MIN': [49], 'can': [50], 'be': [51], 'from': [53], 'integrated': [54], 'circuits': [55], 'designed': [56], 'another': [58], 'MIN.': [59], 'The': [60], 'proposed': [61], 'techniques': [62], 'also': [63], 'allow': [64], 'identical': [65], 'modeling': [66], 'comparison': [68, 90], 'of': [69, 72, 91, 97, 110], 'permutation': [70], 'capabilities': [71], 'other': [76], 'link-controlled': [77], 'networks': [78], 'like': [79], 'augmented': [80], 'data': [81], 'manipulator': [82], 'SW': [84], 'Banyan': [85], 'Network': [86], 'hence,': [88], 'allows': [89], 'their': [92], 'permutation.': [93], 'In': [94], 'case': [96], 'any': [98], 'conflict': [99], 'in': [100], 'MIN,': [102], 'an': [103], 'upper': [104], 'bound': [105], 'required': [108], 'number': [109], 'passes': [111], 'has': [112], 'been': [113], 'obtained.': [114]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2134484974', 'counts_by_year': [{'year': 2024, 'cited_by_count': 2}, {'year': 2023, 'cited_by_count': 2}, {'year': 2021, 'cited_by_count': 1}, {'year': 2020, 'cited_by_count': 1}, {'year': 2019, 'cited_by_count': 2}, {'year': 2018, 'cited_by_count': 3}, {'year': 2017, 'cited_by_count': 2}, {'year': 2016, 'cited_by_count': 1}, {'year': 2015, 'cited_by_count': 4}, {'year': 2014, 'cited_by_count': 3}, {'year': 2013, 'cited_by_count': 2}, {'year': 2012, 'cited_by_count': 2}], 'updated_date': '2024-12-11T10:59:13.762953', 'created_date': '2016-06-24'}