Publication Information

{'id': 'https://openalex.org/W2006322589', 'doi': 'https://doi.org/10.1109/asid.2011.5967440', 'title': 'The 10 GHz wide tuning and low phase-noise PLL chip design', 'display_name': 'The 10 GHz wide tuning and low phase-noise PLL chip design', 'publication_year': 2011, 'publication_date': '2011-06-01', 'ids': {'openalex': 'https://openalex.org/W2006322589', 'doi': 'https://doi.org/10.1109/asid.2011.5967440', 'mag': '2006322589'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/asid.2011.5967440', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5100831615', 'display_name': 'Jhin‐Fang Huang', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I154864474', 'display_name': 'National Taiwan University of Science and Technology', 'ror': 'https://ror.org/00q09pe49', 'country_code': 'TW', 'type': 'education', 'lineage': ['https://openalex.org/I154864474']}], 'countries': ['TW'], 'is_corresponding': False, 'raw_author_name': 'None Jhin-Fang Huang', 'raw_affiliation_strings': ['Department of Electronic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan, R. O. C'], 'affiliations': [{'raw_affiliation_string': 'Department of Electronic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan, R. O. C', 'institution_ids': ['https://openalex.org/I154864474']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5111717228', 'display_name': 'Che‐Chi Mao', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I154864474', 'display_name': 'National Taiwan University of Science and Technology', 'ror': 'https://ror.org/00q09pe49', 'country_code': 'TW', 'type': 'education', 'lineage': ['https://openalex.org/I154864474']}], 'countries': ['TW'], 'is_corresponding': False, 'raw_author_name': 'None Che-Chi Mao', 'raw_affiliation_strings': ['Department of Electronic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan, R. O. C'], 'affiliations': [{'raw_affiliation_string': 'Department of Electronic Engineering, National Taiwan University of Science and Technology, Taipei, Taiwan, R. O. C', 'institution_ids': ['https://openalex.org/I154864474']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5054197185', 'display_name': 'Ron‐Yi Liu', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I92172085', 'display_name': 'Chunghwa Telecom (Taiwan)', 'ror': 'https://ror.org/04f786589', 'country_code': 'TW', 'type': 'company', 'lineage': ['https://openalex.org/I92172085']}], 'countries': ['TW'], 'is_corresponding': False, 'raw_author_name': 'None Ron-Yi Liu', 'raw_affiliation_strings': ['Chung-Hwa Telecom. Lab., Chung-Hwa Telecom. Inc., Taoyuan, Taiwan, R.O.C.'], 'affiliations': [{'raw_affiliation_string': 'Chung-Hwa Telecom. Lab., Chung-Hwa Telecom. Inc., Taoyuan, Taiwan, R.O.C.', 'institution_ids': ['https://openalex.org/I92172085']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 2, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 1.456, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 7, 'citation_normalized_percentile': {'value': 0.655646, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 82, 'max': 83}, 'biblio': {'volume': None, 'issue': None, 'first_page': '157', 'last_page': '160'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10187', 'display_name': 'Radio Frequency Integrated Circuit Design', 'score': 0.9993, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11444', 'display_name': 'Electromagnetic Compatibility and Noise Suppression', 'score': 0.997, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/dbc', 'display_name': 'dBc', 'score': 0.79993635}, {'id': 'https://openalex.org/keywords/integrated-circuit-design', 'display_name': 'Integrated circuit design', 'score': 0.47547045}, {'id': 'https://openalex.org/keywords/pll-multibit', 'display_name': 'PLL multibit', 'score': 0.44057927}], 'concepts': [{'id': 'https://openalex.org/C12707504', 'wikidata': 'https://www.wikidata.org/wiki/Q52637', 'display_name': 'Phase-locked loop', 'level': 3, 'score': 0.8703592}, {'id': 'https://openalex.org/C5291336', 'wikidata': 'https://www.wikidata.org/wiki/Q852341', 'display_name': 'Voltage-controlled oscillator', 'level': 3, 'score': 0.8374021}, {'id': 'https://openalex.org/C89631360', 'wikidata': 'https://www.wikidata.org/wiki/Q1428766', 'display_name': 'Phase noise', 'level': 2, 'score': 0.8321171}, {'id': 'https://openalex.org/C193523891', 'wikidata': 'https://www.wikidata.org/wiki/Q1771950', 'display_name': 'dBc', 'level': 3, 'score': 0.79993635}, {'id': 'https://openalex.org/C46362747', 'wikidata': 'https://www.wikidata.org/wiki/Q173431', 'display_name': 'CMOS', 'level': 2, 'score': 0.6694336}, {'id': 'https://openalex.org/C165005293', 'wikidata': 'https://www.wikidata.org/wiki/Q1074500', 'display_name': 'Chip', 'level': 2, 'score': 0.6096111}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.52141356}, {'id': 'https://openalex.org/C74524168', 'wikidata': 'https://www.wikidata.org/wiki/Q1074539', 'display_name': 'Integrated circuit design', 'level': 2, 'score': 0.47547045}, {'id': 'https://openalex.org/C77881186', 'wikidata': 'https://www.wikidata.org/wiki/Q7119642', 'display_name': 'PLL multibit', 'level': 4, 'score': 0.44057927}, {'id': 'https://openalex.org/C175291020', 'wikidata': 'https://www.wikidata.org/wiki/Q1156822', 'display_name': 'Offset (computer science)', 'level': 2, 'score': 0.4363802}, {'id': 'https://openalex.org/C74982907', 'wikidata': 'https://www.wikidata.org/wiki/Q1455624', 'display_name': 'Frequency divider', 'level': 3, 'score': 0.4209492}, {'id': 'https://openalex.org/C121332964', 'wikidata': 'https://www.wikidata.org/wiki/Q413', 'display_name': 'Physics', 'level': 0, 'score': 0.39943275}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.38908878}, {'id': 'https://openalex.org/C165801399', 'wikidata': 'https://www.wikidata.org/wiki/Q25428', 'display_name': 'Voltage', 'level': 2, 'score': 0.3846058}, {'id': 'https://openalex.org/C49040817', 'wikidata': 'https://www.wikidata.org/wiki/Q193091', 'display_name': 'Optoelectronics', 'level': 1, 'score': 0.34749085}, {'id': 'https://openalex.org/C192562407', 'wikidata': 'https://www.wikidata.org/wiki/Q228736', 'display_name': 'Materials science', 'level': 0, 'score': 0.34711426}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.33210012}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.29394612}, {'id': 'https://openalex.org/C199360897', 'wikidata': 'https://www.wikidata.org/wiki/Q9143', 'display_name': 'Programming language', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/asid.2011.5967440', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'display_name': 'Affordable and clean energy', 'id': 'https://metadata.un.org/sdg/7', 'score': 0.88}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 9, 'referenced_works': ['https://openalex.org/W1541341155', 'https://openalex.org/W1677884181', 'https://openalex.org/W1971483604', 'https://openalex.org/W1977248117', 'https://openalex.org/W2007981967', 'https://openalex.org/W2126040583', 'https://openalex.org/W2130603692', 'https://openalex.org/W2145920233', 'https://openalex.org/W2147843481'], 'related_works': ['https://openalex.org/W4242529045', 'https://openalex.org/W2911266525', 'https://openalex.org/W2619153394', 'https://openalex.org/W2540766993', 'https://openalex.org/W2141726610', 'https://openalex.org/W2100673396', 'https://openalex.org/W2086169776', 'https://openalex.org/W2081457870', 'https://openalex.org/W2061664740', 'https://openalex.org/W2017334866'], 'abstract_inverted_index': {'An': [0], 'integer-N': [1], 'phase-locked': [2], 'loop': [3], '(PLL)': [4], 'operating': [5], 'at': [6, 66, 124], '10': [7], 'GHz': [8, 53, 56], 'is': [9, 85, 102, 121], 'designed': [10], 'and': [11, 27, 36, 57, 92], 'fabricated': [12], 'in': [13, 43], 'TSMC': [14], '0.18-um': [15], 'CMOS': [16], 'technology.': [17], 'The': [18, 80], 'proposed': [19], 'PLL': [20], 'with': [21], 'a': [22, 28, 48, 58], 'LC-tank': [23], 'voltage-controlled': [24], 'oscillator': [25], '(VCO)': [26], 'mixed': [29], 'design': [30], 'of': [31, 61, 70, 77], 'current': [32], 'mode': [33], 'logic': [34, 42], '(CML)': [35], 'true': [37], 'single': [38], 'phase': [39, 59], 'clock': [40], '(TSPC)': [41], 'the': [44, 74, 98, 118, 125], 'frequency': [45, 69, 76], 'divider': [46], 'achieves': [47], 'tuning': [49], 'range': [50], 'from': [51, 73], '8.75': [52], 'to': [54], '10.93': [55], 'noise': [60], '−113.4': [62], 'dBc': [63], 'per': [64], 'Hertz': [65], 'an': [67, 93], 'offset': [68], '1': [71], 'MHz': [72], 'carry': [75], '10.49': [78], 'GHz.': [79], 'final': [81], 'simulated': [82], 'locking': [83], 'time': [84], 'lower': [86], 'than': [87], '3.7': [88], 'us.': [89], 'Including': [90], 'pads': [91], 'on-chip': [94], 'third-order': [95], 'low-pass': [96], 'filter,': [97], 'overall': [99], 'chip': [100], 'area': [101], 'only': [103], '0.82×0.68': [104], 'mm': [105, 110], '<sup': [106, 111], 'xmlns:mml="http://www.w3.org/1998/Math/MathML"': [107, 112], 'xmlns:xlink="http://www.w3.org/1999/xlink">2</sup>': [108, 113], '(0.56': [109], ')': [114], 'as': [115, 117], 'well': [116], 'power': [119], 'consumption': [120], '39': [122], 'mW': [123], '1.8': [126], 'V': [127], 'supply': [128], 'voltage.': [129]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2006322589', 'counts_by_year': [{'year': 2017, 'cited_by_count': 1}, {'year': 2015, 'cited_by_count': 2}, {'year': 2013, 'cited_by_count': 3}, {'year': 2012, 'cited_by_count': 1}], 'updated_date': '2025-01-17T07:51:40.299783', 'created_date': '2016-06-24'}