Title: The application and optimization of SDRAM controller in multicore multithreaded SoC
Abstract: An integrated SDRAM controller with asynchronous access architecture is proposed. The controller takes charge of data transfer between off-chip SDRAM memory and the multicore multithreaded processors. The interleaving optimization for opposite bank is incorporated into the SDRAM controller, which can reduce memory latency and improve the memory bus performance. FPGA results show that the proposed controller reduces execution time by up to 48% than the original structure and improves the throughput of SDRAM data bus by 29%.
Publication Year: 2010
Publication Date: 2010-11-01
Language: en
Type: article
Indexed In: ['crossref']
Access and Citation
Cited By Count: 3
AI Researcher Chatbot
Get quick answers to your questions about the article from our AI researcher chatbot