Publication Information

{'id': 'https://openalex.org/W2032713172', 'doi': 'https://doi.org/10.1109/acssc.2014.7094439', 'title': 'Improving IEEE 1588v2 time synchronization performance with phase locked loop', 'display_name': 'Improving IEEE 1588v2 time synchronization performance with phase locked loop', 'publication_year': 2014, 'publication_date': '2014-11-01', 'ids': {'openalex': 'https://openalex.org/W2032713172', 'doi': 'https://doi.org/10.1109/acssc.2014.7094439', 'mag': '2032713172'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/acssc.2014.7094439', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4363608593', 'display_name': '2014 48th Asilomar Conference on Signals, Systems and Computers', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'conference'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5058525563', 'display_name': 'Rico Hartono Jahja', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I152238500', 'display_name': 'Chosun University', 'ror': 'https://ror.org/01zt9a375', 'country_code': 'KR', 'type': 'education', 'lineage': ['https://openalex.org/I152238500']}], 'countries': ['KR'], 'is_corresponding': False, 'raw_author_name': 'Rico Hartono Jahja', 'raw_affiliation_strings': ['Department of Computer Engineering, Chosun University, 309 Pilmun-daero, Dong-gu, Gwangju 501-759, Korea.'], 'affiliations': [{'raw_affiliation_string': 'Department of Computer Engineering, Chosun University, 309 Pilmun-daero, Dong-gu, Gwangju 501-759, Korea.', 'institution_ids': ['https://openalex.org/I152238500']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5013264090', 'display_name': 'Saurav Dahal', 'orcid': 'https://orcid.org/0000-0002-8918-2036'}, 'institutions': [{'id': 'https://openalex.org/I152238500', 'display_name': 'Chosun University', 'ror': 'https://ror.org/01zt9a375', 'country_code': 'KR', 'type': 'education', 'lineage': ['https://openalex.org/I152238500']}], 'countries': ['KR'], 'is_corresponding': False, 'raw_author_name': 'Saurav Dahal', 'raw_affiliation_strings': ['Department of Computer Engineering, Chosun University, 309 Pilmun-daero, Dong-gu, Gwangju 501-759, Korea.'], 'affiliations': [{'raw_affiliation_string': 'Department of Computer Engineering, Chosun University, 309 Pilmun-daero, Dong-gu, Gwangju 501-759, Korea.', 'institution_ids': ['https://openalex.org/I152238500']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5086339401', 'display_name': 'Suk-Seung Hwang', 'orcid': 'https://orcid.org/0000-0002-0482-6868'}, 'institutions': [{'id': 'https://openalex.org/I152238500', 'display_name': 'Chosun University', 'ror': 'https://ror.org/01zt9a375', 'country_code': 'KR', 'type': 'education', 'lineage': ['https://openalex.org/I152238500']}], 'countries': ['KR'], 'is_corresponding': False, 'raw_author_name': 'Hwang Suk-seung', 'raw_affiliation_strings': ['Department of Mechatronics Engineering, Chosun University, 309 Pilmun-daero, Dong-gu, Gwangju 501-759, Korea'], 'affiliations': [{'raw_affiliation_string': 'Department of Mechatronics Engineering, Chosun University, 309 Pilmun-daero, Dong-gu, Gwangju 501-759, Korea', 'institution_ids': ['https://openalex.org/I152238500']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5103679543', 'display_name': 'Kwon Goo‐Rak', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I152238500', 'display_name': 'Chosun University', 'ror': 'https://ror.org/01zt9a375', 'country_code': 'KR', 'type': 'education', 'lineage': ['https://openalex.org/I152238500']}], 'countries': ['KR'], 'is_corresponding': False, 'raw_author_name': 'Kwon Goo-Rak', 'raw_affiliation_strings': ['Department of Information and Communication Engineering, Chosun University, 309 Pilmun-daero, Dong-gu, Gwangju 501-759, Korea'], 'affiliations': [{'raw_affiliation_string': 'Department of Information and Communication Engineering, Chosun University, 309 Pilmun-daero, Dong-gu, Gwangju 501-759, Korea', 'institution_ids': ['https://openalex.org/I152238500']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5033491388', 'display_name': 'Jae-Young Pyun', 'orcid': 'https://orcid.org/0000-0002-1143-8281'}, 'institutions': [{'id': 'https://openalex.org/I152238500', 'display_name': 'Chosun University', 'ror': 'https://ror.org/01zt9a375', 'country_code': 'KR', 'type': 'education', 'lineage': ['https://openalex.org/I152238500']}], 'countries': ['KR'], 'is_corresponding': False, 'raw_author_name': 'Jae-young Pyun', 'raw_affiliation_strings': ['Department of Information and Communication Engineering, Chosun University, 309 Pilmun-daero, Dong-gu, Gwangju 501-759, Korea'], 'affiliations': [{'raw_affiliation_string': 'Department of Information and Communication Engineering, Chosun University, 309 Pilmun-daero, Dong-gu, Gwangju 501-759, Korea', 'institution_ids': ['https://openalex.org/I152238500']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5009170109', 'display_name': 'Seokjoo Shin', 'orcid': 'https://orcid.org/0000-0003-2092-1336'}, 'institutions': [{'id': 'https://openalex.org/I152238500', 'display_name': 'Chosun University', 'ror': 'https://ror.org/01zt9a375', 'country_code': 'KR', 'type': 'education', 'lineage': ['https://openalex.org/I152238500']}], 'countries': ['KR'], 'is_corresponding': False, 'raw_author_name': 'Seokjoo Shin', 'raw_affiliation_strings': ['Department of Computer Engineering, Chosun University, 309 Pilmun-daero, Dong-gu, Gwangju 501-759, Korea.'], 'affiliations': [{'raw_affiliation_string': 'Department of Computer Engineering, Chosun University, 309 Pilmun-daero, Dong-gu, Gwangju 501-759, Korea.', 'institution_ids': ['https://openalex.org/I152238500']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 1, 'citation_normalized_percentile': {'value': 0.205851, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 66, 'max': 73}, 'biblio': {'volume': None, 'issue': None, 'first_page': '252', 'last_page': '257'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T12216', 'display_name': 'Network Time Synchronization Technologies', 'score': 0.9999, 'subfield': {'id': 'https://openalex.org/subfields/1705', 'display_name': 'Computer Networks and Communications'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T12216', 'display_name': 'Network Time Synchronization Technologies', 'score': 0.9999, 'subfield': {'id': 'https://openalex.org/subfields/1705', 'display_name': 'Computer Networks and Communications'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11417', 'display_name': 'Advancements in PLL and VCO Technologies', 'score': 0.9959, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10933', 'display_name': 'Real-Time Systems Scheduling', 'score': 0.9896, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/clock-drift', 'display_name': 'Clock drift', 'score': 0.6836458}, {'id': 'https://openalex.org/keywords/digital-clock-manager', 'display_name': 'Digital clock manager', 'score': 0.6517859}, {'id': 'https://openalex.org/keywords/timing-failure', 'display_name': 'Timing failure', 'score': 0.5497199}, {'id': 'https://openalex.org/keywords/clock-domain-crossing', 'display_name': 'Clock domain crossing', 'score': 0.5282076}, {'id': 'https://openalex.org/keywords/cpu-multiplier', 'display_name': 'CPU multiplier', 'score': 0.50277925}], 'concepts': [{'id': 'https://openalex.org/C129891060', 'wikidata': 'https://www.wikidata.org/wiki/Q1513059', 'display_name': 'Clock synchronization', 'level': 4, 'score': 0.8195181}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.7323573}, {'id': 'https://openalex.org/C155837451', 'wikidata': 'https://www.wikidata.org/wiki/Q1069144', 'display_name': 'Clock drift', 'level': 5, 'score': 0.6836458}, {'id': 'https://openalex.org/C12707504', 'wikidata': 'https://www.wikidata.org/wiki/Q52637', 'display_name': 'Phase-locked loop', 'level': 3, 'score': 0.6645488}, {'id': 'https://openalex.org/C113074038', 'wikidata': 'https://www.wikidata.org/wiki/Q5276052', 'display_name': 'Digital clock manager', 'level': 5, 'score': 0.6517859}, {'id': 'https://openalex.org/C2778562939', 'wikidata': 'https://www.wikidata.org/wiki/Q1298791', 'display_name': 'Synchronization (alternating current)', 'level': 3, 'score': 0.6291302}, {'id': 'https://openalex.org/C104654189', 'wikidata': 'https://www.wikidata.org/wiki/Q7806740', 'display_name': 'Timing failure', 'level': 5, 'score': 0.5497199}, {'id': 'https://openalex.org/C127204226', 'wikidata': 'https://www.wikidata.org/wiki/Q5134799', 'display_name': 'Clock domain crossing', 'level': 5, 'score': 0.5282076}, {'id': 'https://openalex.org/C125576049', 'wikidata': 'https://www.wikidata.org/wiki/Q2246273', 'display_name': 'CPU multiplier', 'level': 5, 'score': 0.50277925}, {'id': 'https://openalex.org/C79403827', 'wikidata': 'https://www.wikidata.org/wiki/Q3988', 'display_name': 'Real-time computing', 'level': 1, 'score': 0.47973076}, {'id': 'https://openalex.org/C60501442', 'wikidata': 'https://www.wikidata.org/wiki/Q4382014', 'display_name': 'Clock skew', 'level': 4, 'score': 0.39417318}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.3438629}, {'id': 'https://openalex.org/C42196554', 'wikidata': 'https://www.wikidata.org/wiki/Q1186179', 'display_name': 'Synchronous circuit', 'level': 4, 'score': 0.3253646}, {'id': 'https://openalex.org/C137059387', 'wikidata': 'https://www.wikidata.org/wiki/Q426882', 'display_name': 'Clock signal', 'level': 3, 'score': 0.24096885}, {'id': 'https://openalex.org/C31258907', 'wikidata': 'https://www.wikidata.org/wiki/Q1301371', 'display_name': 'Computer network', 'level': 1, 'score': 0.14475983}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.10840908}, {'id': 'https://openalex.org/C127162648', 'wikidata': 'https://www.wikidata.org/wiki/Q16858953', 'display_name': 'Channel (broadcasting)', 'level': 2, 'score': 0.09383449}, {'id': 'https://openalex.org/C76155785', 'wikidata': 'https://www.wikidata.org/wiki/Q418', 'display_name': 'Telecommunications', 'level': 1, 'score': 0.062582165}, {'id': 'https://openalex.org/C134652429', 'wikidata': 'https://www.wikidata.org/wiki/Q1052698', 'display_name': 'Jitter', 'level': 2, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/acssc.2014.7094439', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4363608593', 'display_name': '2014 48th Asilomar Conference on Signals, Systems and Computers', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'conference'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 6, 'referenced_works': ['https://openalex.org/W1999699262', 'https://openalex.org/W2138882480', 'https://openalex.org/W2160700055', 'https://openalex.org/W2161991185', 'https://openalex.org/W2163336486', 'https://openalex.org/W2746505796'], 'related_works': ['https://openalex.org/W60672686', 'https://openalex.org/W4247089581', 'https://openalex.org/W3150661190', 'https://openalex.org/W3006003651', 'https://openalex.org/W2617666058', 'https://openalex.org/W2163637408', 'https://openalex.org/W2142322817', 'https://openalex.org/W2133326759', 'https://openalex.org/W1842357617', 'https://openalex.org/W1662010573'], 'abstract_inverted_index': {'IEEE': [0, 92], '1588': [1, 93], 'is': [2], 'one': [3], 'of': [4, 53, 63, 89, 91, 112], 'the': [5, 19, 28, 61, 103, 113, 141], 'packet-based': [6], 'clock': [7, 16, 29, 37, 45, 78, 109, 114, 135], 'synchronization': [8, 30], 'protocols.': [9], 'This': [10], 'protocol': [11], 'claims': [12], 'to': [13, 49, 75, 96, 122], 'achieve': [14, 76], 'sub-microsecond': [15, 134], 'accuracy': [17, 136], 'in': [18, 39, 66, 137], 'implementation.': [20], 'However': [21], 'there': [22], 'are': [23], 'several': [24], 'factors': [25], 'that': [26, 87, 130], 'causes': [27], 'process': [31], 'not': [32], 'be': [33, 60], 'performed': [34, 121], 'accurately.': [35], 'Different': [36], 'quality': [38], 'each': [40], 'device': [41], 'will': [42], 'cause': [43], 'inaccurate': [44], 'synchronization.': [46, 79], 'In': [47, 80], 'order': [48], 'mitigate': [50, 97], 'such': [51], 'kind': [52], 'error,': [54], 'Phase': [55], 'Locked': [56], 'Loop': [57], '(PLL)': [58], 'could': [59], 'solution': [62], 'it.': [64], 'However,': [65], 'some': [67], 'previous': [68], 'work,': [69], 'this': [70, 81], 'method': [71, 86, 132], 'requires': [72], 'long': [73], 'time': [74], 'stable': [77], 'paper,': [82], 'we': [83], 'propose': [84], 'a': [85], 'consists': [88], 'combination': [90], 'and': [94], 'PLL': [95], 'both': [98], 'queuing': [99], 'delay': [100], 'variation': [101], 'from': [102], 'network': [104], 'congestion': [105], 'as': [106, 108], 'well': [107], 'error': [110], 'because': [111], 'drift.': [115], 'OMNeT++': [116], 'based': [117], 'simulation': [118], 'has': [119], 'been': [120], 'verify': [123], 'our': [124, 131], 'proposed': [125], 'method.': [126, 143], 'The': [127], 'experiments': [128], 'show': [129], 'achieved': [133], 'faster': [138], 'period': [139], 'than': [140], 'existing': [142]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2032713172', 'counts_by_year': [{'year': 2020, 'cited_by_count': 1}], 'updated_date': '2024-12-13T04:45:34.975367', 'created_date': '2016-06-24'}