Title: Simultaneous data path synthesis and clock skew scheduling for leakage and glitch power minimization
Abstract: In this paper, we point out that, in addition to data path synthesis (gate sizing and buffer insertion), clock skew can also be utilized for further power reduction. We propose an integer linear programming for the simultaneous application of data path synthesis and clock skew scheduling. Note that our approach is the first work to deal with this problem. Compared with previous works, our approach can achieve better results.
Publication Year: 2014
Publication Date: 2014-05-01
Language: en
Type: article
Indexed In: ['crossref']
Access and Citation
AI Researcher Chatbot
Get quick answers to your questions about the article from our AI researcher chatbot