Get quick answers to your questions about the article from our AI researcher chatbot
{'id': 'https://openalex.org/W594316872', 'doi': None, 'title': 'FPGA入門 : field programmable gate array : 回路図とHDLによるディジタル回路設計', 'display_name': 'FPGA入門 : field programmable gate array : 回路図とHDLによるディジタル回路設計', 'publication_year': 2012, 'publication_date': '2012-01-01', 'ids': {'openalex': 'https://openalex.org/W594316872', 'mag': '594316872'}, 'language': 'ja', 'primary_location': {'is_oa': False, 'landing_page_url': 'http://catalog.lib.kyushu-u.ac.jp/en/recordID/1001535245', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4306485449', 'display_name': '秀和システム eBooks', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'ebook platform'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'book', 'type_crossref': 'book', 'indexed_in': [], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5082159601', 'display_name': 'すすたわり', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': True, 'raw_author_name': 'すすたわり', 'raw_affiliation_strings': [], 'affiliations': []}], 'countries_distinct_count': 0, 'institutions_distinct_count': 0, 'corresponding_author_ids': ['https://openalex.org/A5082159601'], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': False, 'cited_by_count': 0, 'citation_normalized_percentile': {'value': 0.0, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 0, 'max': 65}, 'biblio': {'volume': None, 'issue': None, 'first_page': None, 'last_page': None}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T10904', 'display_name': 'Reconfigurable Computing Systems and Design Methods', 'score': 0.5728, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T10904', 'display_name': 'Reconfigurable Computing Systems and Design Methods', 'score': 0.5728, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/gate-array', 'display_name': 'Gate array', 'score': 0.72447014}, {'id': 'https://openalex.org/keywords/macrocell-array', 'display_name': 'Macrocell array', 'score': 0.66567504}, {'id': 'https://openalex.org/keywords/fpga', 'display_name': 'FPGA', 'score': 0.650174}, {'id': 'https://openalex.org/keywords/programmable-array-logic', 'display_name': 'Programmable Array Logic', 'score': 0.6242034}, {'id': 'https://openalex.org/keywords/programmable-logic-array', 'display_name': 'Programmable logic array', 'score': 0.5895562}, {'id': 'https://openalex.org/keywords/high-level-synthesis', 'display_name': 'High-Level Synthesis', 'score': 0.513716}], 'concepts': [{'id': 'https://openalex.org/C42935608', 'wikidata': 'https://www.wikidata.org/wiki/Q190411', 'display_name': 'Field-programmable gate array', 'level': 2, 'score': 0.91329753}, {'id': 'https://openalex.org/C114237110', 'wikidata': 'https://www.wikidata.org/wiki/Q114901', 'display_name': 'Gate array', 'level': 3, 'score': 0.72447014}, {'id': 'https://openalex.org/C142278197', 'wikidata': 'https://www.wikidata.org/wiki/Q4284934', 'display_name': 'Macrocell array', 'level': 5, 'score': 0.66567504}, {'id': 'https://openalex.org/C113323844', 'wikidata': 'https://www.wikidata.org/wiki/Q1378651', 'display_name': 'Programmable Array Logic', 'level': 5, 'score': 0.6242034}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.5902412}, {'id': 'https://openalex.org/C182322920', 'wikidata': 'https://www.wikidata.org/wiki/Q2112217', 'display_name': 'Programmable logic array', 'level': 3, 'score': 0.5895562}, {'id': 'https://openalex.org/C34370810', 'wikidata': 'https://www.wikidata.org/wiki/Q3961319', 'display_name': 'Simple programmable logic device', 'level': 5, 'score': 0.5061354}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.43596765}, {'id': 'https://openalex.org/C9390403', 'wikidata': 'https://www.wikidata.org/wiki/Q3966', 'display_name': 'Computer hardware', 'level': 1, 'score': 0.42297566}, {'id': 'https://openalex.org/C118524514', 'wikidata': 'https://www.wikidata.org/wiki/Q173212', 'display_name': 'Computer architecture', 'level': 1, 'score': 0.32926893}, {'id': 'https://openalex.org/C173608175', 'wikidata': 'https://www.wikidata.org/wiki/Q232661', 'display_name': 'Parallel computing', 'level': 1, 'score': 0.32384062}, {'id': 'https://openalex.org/C157922185', 'wikidata': 'https://www.wikidata.org/wiki/Q173198', 'display_name': 'Logic synthesis', 'level': 3, 'score': 0.19425628}, {'id': 'https://openalex.org/C131017901', 'wikidata': 'https://www.wikidata.org/wiki/Q170451', 'display_name': 'Logic gate', 'level': 2, 'score': 0.16502178}, {'id': 'https://openalex.org/C11413529', 'wikidata': 'https://www.wikidata.org/wiki/Q8366', 'display_name': 'Algorithm', 'level': 1, 'score': 0.0902805}, {'id': 'https://openalex.org/C162454741', 'wikidata': 'https://www.wikidata.org/wiki/Q173359', 'display_name': 'Logic family', 'level': 4, 'score': 0.047537595}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'http://catalog.lib.kyushu-u.ac.jp/en/recordID/1001535245', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4306485449', 'display_name': '秀和システム eBooks', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'ebook platform'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 0, 'referenced_works': [], 'related_works': [], 'abstract_inverted_index': {'1': [0], 'FPGA': [1], '2': [2], '開発準備': [3], '3': [4], '回路図エディタによる設計': [5], '4': [6], 'ハードウェア記述言語による設計': [7], '5': [8], '基本回路': [9], '6': [10], '論理シミュレータ(ISim)': [11], '7': [12], '応用回路': [13], '8': [14], 'シーケンサ': [15], '9': [16], 'IPコア': [17], '10': [18], 'スタンドアローン動作': [19], '11': [20], 'フリーハードウェア': [21], 'Appendix': [22], '補章': [23]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W594316872', 'counts_by_year': [], 'updated_date': '2024-08-21T00:03:26.927390', 'created_date': '2016-06-24'}