Publication Information

{'id': 'https://openalex.org/W4316658357', 'doi': 'https://doi.org/10.1109/iceca55336.2022.10009129', 'title': 'A Hardware Efficient Real-time Video processing on FPGA with OV 7670 camera interface and VGA', 'display_name': 'A Hardware Efficient Real-time Video processing on FPGA with OV 7670 camera interface and VGA', 'publication_year': 2022, 'publication_date': '2022-12-01', 'ids': {'openalex': 'https://openalex.org/W4316658357', 'doi': 'https://doi.org/10.1109/iceca55336.2022.10009129'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/iceca55336.2022.10009129', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4363607901', 'display_name': '2022 6th International Conference on Electronics, Communication and Aerospace Technology', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'conference'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5044786065', 'display_name': 'S. Navaneethan', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I85461943', 'display_name': 'Saveetha University', 'ror': 'https://ror.org/0034me914', 'country_code': 'IN', 'type': 'education', 'lineage': ['https://openalex.org/I85461943']}], 'countries': ['IN'], 'is_corresponding': False, 'raw_author_name': 'S. Navaneethan', 'raw_affiliation_strings': ['Dept. of ECE, Saveetha Engineering College, Chennai, India'], 'affiliations': [{'raw_affiliation_string': 'Dept. of ECE, Saveetha Engineering College, Chennai, India', 'institution_ids': ['https://openalex.org/I85461943']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5038230148', 'display_name': 'Chenimineni Thanusha', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I85461943', 'display_name': 'Saveetha University', 'ror': 'https://ror.org/0034me914', 'country_code': 'IN', 'type': 'education', 'lineage': ['https://openalex.org/I85461943']}], 'countries': ['IN'], 'is_corresponding': False, 'raw_author_name': 'Chenimineni Thanusha', 'raw_affiliation_strings': ['Dept. of ECE, Saveetha Engineering College, Chennai, India'], 'affiliations': [{'raw_affiliation_string': 'Dept. of ECE, Saveetha Engineering College, Chennai, India', 'institution_ids': ['https://openalex.org/I85461943']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5080247812', 'display_name': 'M. Amirdha Varshini', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I85461943', 'display_name': 'Saveetha University', 'ror': 'https://ror.org/0034me914', 'country_code': 'IN', 'type': 'education', 'lineage': ['https://openalex.org/I85461943']}], 'countries': ['IN'], 'is_corresponding': False, 'raw_author_name': 'M. Amirdha Varshini', 'raw_affiliation_strings': ['Dept. of ECE, Saveetha Engineering College, Chennai, India'], 'affiliations': [{'raw_affiliation_string': 'Dept. of ECE, Saveetha Engineering College, Chennai, India', 'institution_ids': ['https://openalex.org/I85461943']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5066827186', 'display_name': 'Ankireddygari Anil', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I85461943', 'display_name': 'Saveetha University', 'ror': 'https://ror.org/0034me914', 'country_code': 'IN', 'type': 'education', 'lineage': ['https://openalex.org/I85461943']}], 'countries': ['IN'], 'is_corresponding': False, 'raw_author_name': 'Ankireddygari Anil', 'raw_affiliation_strings': ['Dept. of ECE, Saveetha Engineering College, Chennai, India'], 'affiliations': [{'raw_affiliation_string': 'Dept. of ECE, Saveetha Engineering College, Chennai, India', 'institution_ids': ['https://openalex.org/I85461943']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 5.008, 'has_fulltext': False, 'cited_by_count': 9, 'citation_normalized_percentile': {'value': 0.79455, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 90, 'max': 91}, 'biblio': {'volume': None, 'issue': None, 'first_page': '348', 'last_page': '352'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T11992', 'display_name': 'CCD and CMOS Imaging Sensors', 'score': 0.9998, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T11992', 'display_name': 'CCD and CMOS Imaging Sensors', 'score': 0.9998, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10531', 'display_name': 'Advanced Vision and Imaging', 'score': 0.9987, 'subfield': {'id': 'https://openalex.org/subfields/1707', 'display_name': 'Computer Vision and Pattern Recognition'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10741', 'display_name': 'Video Coding and Compression Technologies', 'score': 0.9962, 'subfield': {'id': 'https://openalex.org/subfields/1711', 'display_name': 'Signal Processing'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/video-graphics-array', 'display_name': 'Video Graphics Array', 'score': 0.8732485}, {'id': 'https://openalex.org/keywords/verilog', 'display_name': 'Verilog', 'score': 0.5897973}, {'id': 'https://openalex.org/keywords/interface', 'display_name': 'Interface (matter)', 'score': 0.517995}, {'id': 'https://openalex.org/keywords/fpga-prototype', 'display_name': 'FPGA prototype', 'score': 0.44894952}], 'concepts': [{'id': 'https://openalex.org/C139983466', 'wikidata': 'https://www.wikidata.org/wiki/Q17194', 'display_name': 'Video Graphics Array', 'level': 3, 'score': 0.8732485}, {'id': 'https://openalex.org/C42935608', 'wikidata': 'https://www.wikidata.org/wiki/Q190411', 'display_name': 'Field-programmable gate array', 'level': 2, 'score': 0.83987486}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.8084003}, {'id': 'https://openalex.org/C65483669', 'wikidata': 'https://www.wikidata.org/wiki/Q3536669', 'display_name': 'Video processing', 'level': 2, 'score': 0.6338632}, {'id': 'https://openalex.org/C2779030575', 'wikidata': 'https://www.wikidata.org/wiki/Q827773', 'display_name': 'Verilog', 'level': 3, 'score': 0.5897973}, {'id': 'https://openalex.org/C9390403', 'wikidata': 'https://www.wikidata.org/wiki/Q3966', 'display_name': 'Computer hardware', 'level': 1, 'score': 0.5790931}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.54659}, {'id': 'https://openalex.org/C113843644', 'wikidata': 'https://www.wikidata.org/wiki/Q901882', 'display_name': 'Interface (matter)', 'level': 4, 'score': 0.517995}, {'id': 'https://openalex.org/C2777904410', 'wikidata': 'https://www.wikidata.org/wiki/Q7397', 'display_name': 'Software', 'level': 2, 'score': 0.45289248}, {'id': 'https://openalex.org/C203864433', 'wikidata': 'https://www.wikidata.org/wiki/Q5426992', 'display_name': 'FPGA prototype', 'level': 3, 'score': 0.44894952}, {'id': 'https://openalex.org/C111919701', 'wikidata': 'https://www.wikidata.org/wiki/Q9135', 'display_name': 'Operating system', 'level': 1, 'score': 0.16389593}, {'id': 'https://openalex.org/C157915830', 'wikidata': 'https://www.wikidata.org/wiki/Q2928001', 'display_name': 'Bubble', 'level': 2, 'score': 0.0}, {'id': 'https://openalex.org/C129307140', 'wikidata': 'https://www.wikidata.org/wiki/Q6795880', 'display_name': 'Maximum bubble pressure method', 'level': 3, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/iceca55336.2022.10009129', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4363607901', 'display_name': '2022 6th International Conference on Electronics, Communication and Aerospace Technology', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'conference'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 10, 'referenced_works': ['https://openalex.org/W1577847554', 'https://openalex.org/W2105330200', 'https://openalex.org/W2937841551', 'https://openalex.org/W3092378565', 'https://openalex.org/W3120658971', 'https://openalex.org/W3157095292', 'https://openalex.org/W3162529837', 'https://openalex.org/W3162579577', 'https://openalex.org/W3169072882', 'https://openalex.org/W3172073835'], 'related_works': ['https://openalex.org/W4389945849', 'https://openalex.org/W2998132311', 'https://openalex.org/W28089701', 'https://openalex.org/W2604877941', 'https://openalex.org/W2560564468', 'https://openalex.org/W2387264083', 'https://openalex.org/W2384591333', 'https://openalex.org/W2379906263', 'https://openalex.org/W2368465458', 'https://openalex.org/W2207067480'], 'abstract_inverted_index': {'The': [0, 23, 75, 89], 'aim': [1], 'of': [2], 'this': [3, 57], 'work': [4], 'is': [5, 48], 'to': [6, 85], 'develop': [7, 86], 'a': [8, 17], 'video': [9, 40, 53, 72, 91], 'processing': [10, 41, 54, 73, 92], 'system': [11, 93], 'with': [12, 69], 'efficient': [13], 'hardware': [14, 35], 'resource': [15], 'using': [16], 'field': [18], 'programmable': [19], 'gate': [20], 'array': [21, 66], '(FPGA).': [22], 'FPGA': [24, 70, 100], 'board': [25], 'contains': [26], 'several': [27], 'resources': [28], 'that': [29], 'may': [30], 'be': [31], 'implemented': [32, 94], 'on': [33], 'both': [34], 'and': [36, 46, 63, 82], 'software': [37], 'platforms.': [38], 'Real-time': [39], 'necessitates': [42], 'high-consuming': [43], 'logic': [44], 'resources,': [45], 'fpga': [47], 'an': [49], 'excellent': [50], 'choice': [51], 'for': [52, 71], 'applications.': [55], 'In': [56], 'work,': [58], 'Omni': [59], 'vision': [60], '(OV)': [61], '7670': [62], 'Video': [64], 'graphics': [65], '(VGA)': [67], 'interfaces': [68], 'system.': [74, 88], 'tools': [76], 'utilized': [77], 'here': [78], 'are': [79], 'Xilinx': [80], 'Vivado': [81], 'Verilog': [83], 'HDL': [84], 'the': [87], 'proposed': [90], 'in': [95], 'Spartan': [96], '6': [97], '&Artix': [98], '-7': [99], 'which': [101], 'provides': [102], '530': [103], 'slice': [104], 'registers.': [105]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W4316658357', 'counts_by_year': [{'year': 2024, 'cited_by_count': 6}, {'year': 2023, 'cited_by_count': 3}], 'updated_date': '2024-12-24T04:02:31.343945', 'created_date': '2023-01-17'}