Title: Simultaneous buffer and wire sizing for performance and power optimization
Abstract: In this paper, we study the simultaneous buffer and wire sizing (SBWS) problem for delay and power dissipation minimization. We prove the BS/WS relation for optimal SBWS solutions. This relation leads to a polynomial time algorithm for computing the lower and upper bounds of the optimal SBWS solutions, which enables an efficient optimal algorithm for computing optimal SBWS solutions. We have applied the SBWS algorithms to the clock nets in a spread spectrum IF transceiver chip and HSPICE simulations show that our algorithms can reduce skew and power by a factor of 3.5X and 2.6X, respectively, when compared to the manual layout of the clock nets in the original chip.
Publication Year: 2002
Publication Date: 2002-12-23
Language: en
Type: article
Indexed In: ['crossref']
Access and Citation
Cited By Count: 43
AI Researcher Chatbot
Get quick answers to your questions about the article from our AI researcher chatbot