Publication Information

{'id': 'https://openalex.org/W393751117', 'doi': None, 'title': 'Embedded systems design and verification', 'display_name': 'Embedded systems design and verification', 'publication_year': 2009, 'publication_date': '2009-01-01', 'ids': {'openalex': 'https://openalex.org/W393751117', 'mag': '393751117'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'http://ci.nii.ac.jp/ncid/BA90738298', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4306463075', 'display_name': 'CRC Press eBooks', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4310320449', 'host_organization_name': 'Informa', 'host_organization_lineage': ['https://openalex.org/P4310320449'], 'host_organization_lineage_names': ['Informa'], 'type': 'ebook platform'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'book', 'type_crossref': 'book', 'indexed_in': [], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5003373264', 'display_name': 'Richard Zurawski', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': True, 'raw_author_name': 'Richard Zurawski', 'raw_affiliation_strings': [], 'affiliations': []}], 'institution_assertions': [], 'countries_distinct_count': 0, 'institutions_distinct_count': 0, 'corresponding_author_ids': ['https://openalex.org/A5003373264'], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.4, 'has_fulltext': False, 'cited_by_count': 6, 'citation_normalized_percentile': {'value': 0.624309, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 80, 'max': 81}, 'biblio': {'volume': None, 'issue': None, 'first_page': None, 'last_page': None}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T10904', 'display_name': 'Embedded Systems Design Techniques', 'score': 0.9979, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T10904', 'display_name': 'Embedded Systems Design Techniques', 'score': 0.9979, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10054', 'display_name': 'Parallel Computing and Optimization Techniques', 'score': 0.9792, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10933', 'display_name': 'Real-Time Systems Scheduling', 'score': 0.9729, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [], 'concepts': [{'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.5986901}, {'id': 'https://openalex.org/C4822641', 'wikidata': 'https://www.wikidata.org/wiki/Q846651', 'display_name': 'Multiprocessing', 'level': 2, 'score': 0.5768977}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.48684257}, {'id': 'https://openalex.org/C31352089', 'wikidata': 'https://www.wikidata.org/wiki/Q3750474', 'display_name': 'Systems design', 'level': 2, 'score': 0.47212443}, {'id': 'https://openalex.org/C123745756', 'wikidata': 'https://www.wikidata.org/wiki/Q1665949', 'display_name': 'Interconnection', 'level': 2, 'score': 0.44657767}, {'id': 'https://openalex.org/C2777904410', 'wikidata': 'https://www.wikidata.org/wiki/Q7397', 'display_name': 'Software', 'level': 2, 'score': 0.41714743}, {'id': 'https://openalex.org/C118021083', 'wikidata': 'https://www.wikidata.org/wiki/Q610398', 'display_name': 'System on a chip', 'level': 2, 'score': 0.41035193}, {'id': 'https://openalex.org/C118524514', 'wikidata': 'https://www.wikidata.org/wiki/Q173212', 'display_name': 'Computer architecture', 'level': 1, 'score': 0.38271558}, {'id': 'https://openalex.org/C111919701', 'wikidata': 'https://www.wikidata.org/wiki/Q9135', 'display_name': 'Operating system', 'level': 1, 'score': 0.31302732}, {'id': 'https://openalex.org/C76155785', 'wikidata': 'https://www.wikidata.org/wiki/Q418', 'display_name': 'Telecommunications', 'level': 1, 'score': 0.14296108}, {'id': 'https://openalex.org/C115903868', 'wikidata': 'https://www.wikidata.org/wiki/Q80993', 'display_name': 'Software engineering', 'level': 1, 'score': 0.09585822}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'http://ci.nii.ac.jp/ncid/BA90738298', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4306463075', 'display_name': 'CRC Press eBooks', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4310320449', 'host_organization_name': 'Informa', 'host_organization_lineage': ['https://openalex.org/P4310320449'], 'host_organization_lineage_names': ['Informa'], 'type': 'ebook platform'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'id': 'https://metadata.un.org/sdg/9', 'score': 0.5, 'display_name': 'Industry, innovation and infrastructure'}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 0, 'referenced_works': [], 'related_works': ['https://openalex.org/W631934691', 'https://openalex.org/W631751048', 'https://openalex.org/W605764142', 'https://openalex.org/W604600693', 'https://openalex.org/W602003914', 'https://openalex.org/W2495885594', 'https://openalex.org/W1596333260', 'https://openalex.org/W1564790156', 'https://openalex.org/W1512457111'], 'abstract_inverted_index': {'System-Level': [0], 'Design': [1, 18, 40, 46, 116, 124, 164, 182, 194], 'and': [2, 15, 24, 39, 47, 54, 62, 73, 100, 109, 114, 143, 159, 175, 180, 185, 191, 205, 215], 'Verification': [3, 48], 'Real-Time': [4], 'in': [5, 196], 'Networked': [6], 'Embedded': [7, 20, 32, 36, 94, 104, 112, 119, 188, 198, 211], 'Systems': [8, 21, 33, 79, 95, 120, 199], 'Hans': [9], 'Hansson,': [10], 'Thomas': [11], 'Nolte,': [12], 'M.': [13], 'Sjodin,': [14], 'Daniel': [16], 'Sundmark': [17], 'of': [19, 28, 92], 'Luciano': [22], 'Lavagno': [23], 'Claudio': [25], 'Passerone': [26], 'Models': [27], 'Computation': [29], 'for': [30, 45, 118, 150, 165, 210], 'Distributed': [31, 93], 'Axel': [34], 'Jantsch': [35], 'Software': [37], 'Modeling': [38], 'Marco': [41], 'Di': [42], 'Natale': [43], 'Languages': [44, 56, 68], 'Stephen': [49], 'A.': [50], 'Edwards': [51], 'Synchronous': [52], 'Hypothesis': [53], 'Polychronous': [55], 'Dumitru': [57], 'Potop-Butucaru,': [58], 'Robert': [59], 'de': [60], 'Simone,': [61], 'Jean-Pierre': [63], 'Talpin': [64], 'Processor-Centric': [65], 'Architecture': [66], 'Description': [67], 'Steve': [69, 121], 'Leibson,': [70], 'Himanshu': [71], 'Sanghavi,': [72], 'Nupur': [74], 'Andrews': [75], 'Network-Ready,': [76], 'Open-Source': [77], 'Operating': [78], 'Ivan': [80], 'Cibrario': [81], 'Bertolotti': [82], 'Determining': [83], 'Bounds': [84], 'on': [85], 'Execution': [86], 'Times': [87], 'Reinhard': [88], 'Wilhelm': [89], 'Performance': [90], 'Analysis': [91], 'Lothar': [96], 'Thiele,': [97], 'Ernesto': [98], 'Wandeler,': [99], 'Wolfgange': [101], 'Haid': [102], 'Power-Aware': [103], 'Computing': [105], 'Margarida': [106], 'F.': [107], 'Jacome': [108], 'Anand': [110], 'Ramachandran': [111], 'Processors': [113, 117], 'System-on-Chip': [115, 123], 'Leibson': [122], 'Grant': [125], 'Martin': [126], 'SoC': [127, 166], 'Communication': [128], 'Architectures:': [129], 'From': [130], 'Interconnection': [131], 'Buses': [132], 'to': [133], 'Packet-Switched': [134], 'NoCs,': [135], 'Jose': [136], 'L.': [137], 'Ayala,': [138], 'Marisa': [139], 'Lopez-Vallejo,': [140], 'Davide': [141, 155], 'Bertozzi,': [142, 156], 'Luca': [144, 157], 'Benini': [145], 'Networks-on-Chip:': [146], 'an': [147], 'Interconnect': [148], 'Fabric': [149], 'Multiprocessor': [151], 'Systems-on-Chip,': [152], 'Francisco': [153], 'Gilabert,': [154], 'Benini,': [158], 'Giovanni': [160], 'DeMicheli': [161], 'Hardware/Software': [162], 'Interfaces': [163], 'Katalin': [167], 'Popovici,': [168], 'Wander': [169], 'O.': [170], 'Cesario,': [171], 'Flavio': [172], 'R.': [173], 'Wagner,': [174], 'A.A.': [176], 'Jerraya': [177], 'FPGA': [178], 'Synthesis': [179], 'Physical': [181], 'Mike': [183], 'Hutton': [184], 'Vaughn': [186], 'Betz': [187], 'System': [189], 'Security': [190], 'Web': [192, 208], 'Services': [193, 209], 'Issues': [195], 'Secure': [197], 'A.G.': [200, 206], 'Fragopoulos,': [201], 'Dimitrios': [202], 'N.': [203], 'Serpanos,': [204], 'Voyiatzis': [207], 'Devices': [212], 'Hendrik': [213], 'Bohn': [214], 'Frank': [216], 'Golatowski': [217], 'Index': [218]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W393751117', 'counts_by_year': [{'year': 2019, 'cited_by_count': 1}, {'year': 2017, 'cited_by_count': 1}, {'year': 2015, 'cited_by_count': 1}, {'year': 2014, 'cited_by_count': 1}, {'year': 2012, 'cited_by_count': 2}], 'updated_date': '2024-12-09T12:03:02.729588', 'created_date': '2016-06-24'}