Get quick answers to your questions about the article from our AI researcher chatbot
{'id': 'https://openalex.org/W3150769492', 'doi': None, 'title': 'Logic synthesis strategy for FPGAs with embedded memory blocks', 'display_name': 'Logic synthesis strategy for FPGAs with embedded memory blocks', 'publication_year': 2009, 'publication_date': '2009-01-01', 'ids': {'openalex': 'https://openalex.org/W3150769492', 'mag': '3150769492'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'http://yadda.icm.edu.pl/yadda/element/bwmeta1.element.ieee-000005289599', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4306419073', 'display_name': 'International Conference Mixed Design of Integrated Circuits and Systems', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'conference'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': [], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5002315884', 'display_name': 'Rawski', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'Rawski', 'raw_affiliation_strings': [], 'affiliations': []}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5011205037', 'display_name': 'Borowik', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'Borowik', 'raw_affiliation_strings': [], 'affiliations': []}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5086628333', 'display_name': 'Luba', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'Luba', 'raw_affiliation_strings': [], 'affiliations': []}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5103965344', 'display_name': 'Tomaszewicz', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'Tomaszewicz', 'raw_affiliation_strings': [], 'affiliations': []}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5021286723', 'display_name': 'Falkowski', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'Falkowski', 'raw_affiliation_strings': [], 'affiliations': []}], 'countries_distinct_count': 0, 'institutions_distinct_count': 0, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': False, 'cited_by_count': 0, 'citation_normalized_percentile': {'value': 0.0, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 0, 'max': 64}, 'biblio': {'volume': None, 'issue': None, 'first_page': '296', 'last_page': '301'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T10904', 'display_name': 'Reconfigurable Computing Systems and Design Methods', 'score': 0.9985, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T10904', 'display_name': 'Reconfigurable Computing Systems and Design Methods', 'score': 0.9985, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11032', 'display_name': 'Very Large Scale Integration Testing', 'score': 0.9935, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11522', 'display_name': 'Design and Optimization of Field-Programmable Gate Arrays and Application-Specific Integrated Circuits', 'score': 0.9874, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/fpga', 'display_name': 'FPGA', 'score': 0.670582}, {'id': 'https://openalex.org/keywords/embedded-cores', 'display_name': 'Embedded Cores', 'score': 0.629482}, {'id': 'https://openalex.org/keywords/embedded-systems', 'display_name': 'Embedded Systems', 'score': 0.606582}, {'id': 'https://openalex.org/keywords/high-level-synthesis', 'display_name': 'High-Level Synthesis', 'score': 0.602159}, {'id': 'https://openalex.org/keywords/power-optimization', 'display_name': 'Power Optimization', 'score': 0.549741}], 'concepts': [{'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.7379964}, {'id': 'https://openalex.org/C42935608', 'wikidata': 'https://www.wikidata.org/wiki/Q190411', 'display_name': 'Field-programmable gate array', 'level': 2, 'score': 0.6023127}, {'id': 'https://openalex.org/C173608175', 'wikidata': 'https://www.wikidata.org/wiki/Q232661', 'display_name': 'Parallel computing', 'level': 1, 'score': 0.5813017}, {'id': 'https://openalex.org/C118524514', 'wikidata': 'https://www.wikidata.org/wiki/Q173212', 'display_name': 'Computer architecture', 'level': 1, 'score': 0.5603802}, {'id': 'https://openalex.org/C157922185', 'wikidata': 'https://www.wikidata.org/wiki/Q173198', 'display_name': 'Logic synthesis', 'level': 3, 'score': 0.5166731}, {'id': 'https://openalex.org/C28449271', 'wikidata': 'https://www.wikidata.org/wiki/Q6667469', 'display_name': 'Logic optimization', 'level': 4, 'score': 0.4193535}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.41896224}, {'id': 'https://openalex.org/C131017901', 'wikidata': 'https://www.wikidata.org/wiki/Q170451', 'display_name': 'Logic gate', 'level': 2, 'score': 0.3853643}, {'id': 'https://openalex.org/C11413529', 'wikidata': 'https://www.wikidata.org/wiki/Q8366', 'display_name': 'Algorithm', 'level': 1, 'score': 0.16752845}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'http://yadda.icm.edu.pl/yadda/element/bwmeta1.element.ieee-000005289599', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4306419073', 'display_name': 'International Conference Mixed Design of Integrated Circuits and Systems', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'conference'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'id': 'https://metadata.un.org/sdg/7', 'score': 0.44, 'display_name': 'Affordable and clean energy'}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 0, 'referenced_works': [], 'related_works': ['https://openalex.org/W2944847443', 'https://openalex.org/W2540066750', 'https://openalex.org/W2197466303', 'https://openalex.org/W2171679639', 'https://openalex.org/W2161114343', 'https://openalex.org/W2160445406', 'https://openalex.org/W2157277696', 'https://openalex.org/W2153819398', 'https://openalex.org/W2152547303', 'https://openalex.org/W2150390298', 'https://openalex.org/W2138447154', 'https://openalex.org/W2134048911', 'https://openalex.org/W2131972012', 'https://openalex.org/W2120569261', 'https://openalex.org/W2104316494', 'https://openalex.org/W2053629849', 'https://openalex.org/W2050988746', 'https://openalex.org/W1925985328', 'https://openalex.org/W1564891123', 'https://openalex.org/W1561104480'], 'abstract_inverted_index': None, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W3150769492', 'counts_by_year': [], 'updated_date': '2024-08-20T21:49:39.899622', 'created_date': '2021-04-13'}