Title: A Configurable ULP Instrumentation Amplifier With Pareto-Optimal Power-Noise Trade-Off Achieving 1.93 NEF in 65nm CMOS
Abstract:Performance trade-offs are central to analog/mixed-signal circuit design as they define the boundaries of the achievable design space. Circuit configurability allows run-time dynamic adaptation of the...Performance trade-offs are central to analog/mixed-signal circuit design as they define the boundaries of the achievable design space. Circuit configurability allows run-time dynamic adaptation of these performance trade-offs to variable operating conditions. In this brief, a new design methodology is used to implement an ultra-low-power (ULP) Pareto-optimal biomedical instrumentation amplifier (IA) with configurable power-noise trade-off. A multi-objective genetic algorithm performs the numerical optimization of the parameters at design time. The non-dominated sorting genetic algorithm (NSGA-II) is used along with an efficient simulation framework to limit the computation time. The optimal sizing is then applied to selected devices with digitally-controlled parameters in the amplifier. The configurable IA for biomedical applications has been prototyped in 65nm LP CMOS. It can be digitally set to 4 operating modes with power consumption ranging from 0.56 to 23.8 μW and input-referred noise from 1 μV to 0.17 μV. The minimum noise efficiency factor (NEF) achieved by the amplifier is 1.93. The silicon area is 0.055mm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> excluding the off-chip high-pass filter.Read More
Publication Year: 2021
Publication Date: 2021-02-15
Language: en
Type: article
Indexed In: ['crossref']
Access and Citation
Cited By Count: 8
AI Researcher Chatbot
Get quick answers to your questions about the article from our AI researcher chatbot