Get quick answers to your questions about the article from our AI researcher chatbot
{'id': 'https://openalex.org/W3121102135', 'doi': None, 'title': 'Design and Implementation of SPI Module in Verilog HDL using FPGA Design Flow', 'display_name': 'Design and Implementation of SPI Module in Verilog HDL using FPGA Design Flow', 'publication_year': 2017, 'publication_date': '2017-12-01', 'ids': {'openalex': 'https://openalex.org/W3121102135', 'mag': '3121102135'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://www.ijedr.org/download.php?file=IJEDR1704175.pdf', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2764933795', 'display_name': 'International Journal of Engineering Development and Research', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4327876856', 'host_organization_name': 'International Journal of Engineering Development and Research', 'host_organization_lineage': ['https://openalex.org/P4327876856'], 'host_organization_lineage_names': ['International Journal of Engineering Development and Research'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'journal-article', 'indexed_in': [], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5004143337', 'display_name': 'nbspRahul Jandyam', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'nbspRahul Jandyam', 'raw_affiliation_strings': [], 'affiliations': []}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5086449367', 'display_name': 'nbspSanjay Reddy Kandi', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'nbspSanjay Reddy Kandi', 'raw_affiliation_strings': [], 'affiliations': []}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5008246001', 'display_name': 'nbspUmar Farooq Mohammad', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'nbspUmar Farooq Mohammad', 'raw_affiliation_strings': [], 'affiliations': []}], 'institution_assertions': [], 'countries_distinct_count': 0, 'institutions_distinct_count': 0, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.321, 'has_fulltext': False, 'cited_by_count': 1, 'citation_normalized_percentile': {'value': 0.481302, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 64, 'max': 71}, 'biblio': {'volume': '5', 'issue': '4', 'first_page': '1090', 'last_page': '1094'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T10904', 'display_name': 'Reconfigurable Computing Systems and Design Methods', 'score': 0.9292, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T10904', 'display_name': 'Reconfigurable Computing Systems and Design Methods', 'score': 0.9292, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T12941', 'display_name': 'Embedded Systems and Data Acquisition', 'score': 0.921, 'subfield': {'id': 'https://openalex.org/subfields/2207', 'display_name': 'Control and Systems Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/verilog', 'display_name': 'Verilog', 'score': 0.9181481}, {'id': 'https://openalex.org/keywords/fpga', 'display_name': 'FPGA', 'score': 0.635046}, {'id': 'https://openalex.org/keywords/system-level-design', 'display_name': 'System-Level Design', 'score': 0.576623}, {'id': 'https://openalex.org/keywords/dataflow-programming-languages', 'display_name': 'Dataflow Programming Languages', 'score': 0.550943}, {'id': 'https://openalex.org/keywords/high-speed-data-transmission', 'display_name': 'High-Speed Data Transmission', 'score': 0.534716}, {'id': 'https://openalex.org/keywords/high-level-synthesis', 'display_name': 'High-Level Synthesis', 'score': 0.516976}, {'id': 'https://openalex.org/keywords/design-flow', 'display_name': 'Design flow', 'score': 0.42182323}], 'concepts': [{'id': 'https://openalex.org/C2779030575', 'wikidata': 'https://www.wikidata.org/wiki/Q827773', 'display_name': 'Verilog', 'level': 3, 'score': 0.9181481}, {'id': 'https://openalex.org/C42935608', 'wikidata': 'https://www.wikidata.org/wiki/Q190411', 'display_name': 'Field-programmable gate array', 'level': 2, 'score': 0.8279432}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.7107775}, {'id': 'https://openalex.org/C118524514', 'wikidata': 'https://www.wikidata.org/wiki/Q173212', 'display_name': 'Computer architecture', 'level': 1, 'score': 0.52094567}, {'id': 'https://openalex.org/C37135326', 'wikidata': 'https://www.wikidata.org/wiki/Q931942', 'display_name': 'Design flow', 'level': 2, 'score': 0.42182323}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.38215497}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://www.ijedr.org/download.php?file=IJEDR1704175.pdf', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2764933795', 'display_name': 'International Journal of Engineering Development and Research', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4327876856', 'host_organization_name': 'International Journal of Engineering Development and Research', 'host_organization_lineage': ['https://openalex.org/P4327876856'], 'host_organization_lineage_names': ['International Journal of Engineering Development and Research'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'id': 'https://metadata.un.org/sdg/9', 'score': 0.56, 'display_name': 'Industry, innovation and infrastructure'}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 0, 'referenced_works': [], 'related_works': ['https://openalex.org/W3182177167', 'https://openalex.org/W3159103165', 'https://openalex.org/W3155461608', 'https://openalex.org/W3006630808', 'https://openalex.org/W2980610291', 'https://openalex.org/W2596778603', 'https://openalex.org/W2381225808', 'https://openalex.org/W2380203923', 'https://openalex.org/W2376639985', 'https://openalex.org/W2376562643', 'https://openalex.org/W2376047108', 'https://openalex.org/W2368477992', 'https://openalex.org/W2360573722', 'https://openalex.org/W2360317795', 'https://openalex.org/W2357531057', 'https://openalex.org/W2351477728', 'https://openalex.org/W2351026036', 'https://openalex.org/W2348412456', 'https://openalex.org/W2257434859', 'https://openalex.org/W2041660874'], 'abstract_inverted_index': None, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W3121102135', 'counts_by_year': [{'year': 2020, 'cited_by_count': 1}], 'updated_date': '2024-09-18T22:11:50.628989', 'created_date': '2021-01-18'}