Title: Process Variation Analysis of 10T SRAM Cell for Low Power, High Speed Cache Memory for IoT Applications
Abstract: SRAM (static random access memory) based cache memories are widely used due to their high speed. On-chip SRAMs are considered as one central part of the SOCs (system on chips) circuits as they determine the power dissipation of SoCs and the speed of its operation. Hence, having a low-power SRAMs is very important. Due to the downsizing of CMOS (complementary metal-oxide-semiconductor), low power design has become the major challenge of modern chip designs to make the devices portable and compact. The significant zone of worry in today's technology regards to speed, power consumption, size, and reliability to accomplish better performance. In conventional 6T SRAM, power consumption is very high. Thus, to overcome the problems, researchers have reported many SRAM cells such as 8T, 9T, 10T, NC, etc. The study and comparison of a different SRAM cell based on various performance metrics is done. This paper explores the design and analysis of a new 10T SRAM cell which majorly focuses on optimizing power consumption, delay, and stability.
Publication Year: 2020
Publication Date: 2020-02-01
Language: en
Type: article
Indexed In: ['crossref']
Access and Citation
Cited By Count: 7
AI Researcher Chatbot
Get quick answers to your questions about the article from our AI researcher chatbot