Publication Information

{'id': 'https://openalex.org/W2757563118', 'doi': 'https://doi.org/10.1109/iscas.2017.8050914', 'title': 'A new approach for diagnosing bridging faults in logic designs', 'display_name': 'A new approach for diagnosing bridging faults in logic designs', 'publication_year': 2017, 'publication_date': '2017-05-01', 'ids': {'openalex': 'https://openalex.org/W2757563118', 'doi': 'https://doi.org/10.1109/iscas.2017.8050914', 'mag': '2757563118'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/iscas.2017.8050914', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4363604393', 'display_name': '2022 IEEE International Symposium on Circuits and Systems (ISCAS)', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'conference'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5053471252', 'display_name': 'Amir Masoud Gharehbaghi', 'orcid': 'https://orcid.org/0000-0002-0451-221X'}, 'institutions': [{'id': 'https://openalex.org/I14396692', 'display_name': 'Tokyo University of Information Sciences', 'ror': 'https://ror.org/044bdx604', 'country_code': 'JP', 'type': 'education', 'lineage': ['https://openalex.org/I14396692']}, {'id': 'https://openalex.org/I74801974', 'display_name': 'The University of Tokyo', 'ror': 'https://ror.org/057zh3y96', 'country_code': 'JP', 'type': 'education', 'lineage': ['https://openalex.org/I74801974']}], 'countries': ['JP'], 'is_corresponding': False, 'raw_author_name': 'Amir Masoud Gharehbaghi', 'raw_affiliation_strings': ['Dept. of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, JAPAN'], 'affiliations': [{'raw_affiliation_string': 'Dept. of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, JAPAN', 'institution_ids': ['https://openalex.org/I14396692', 'https://openalex.org/I74801974']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5027837299', 'display_name': 'Masahiro Fujita', 'orcid': 'https://orcid.org/0000-0002-6516-4175'}, 'institutions': [{'id': 'https://openalex.org/I74801974', 'display_name': 'The University of Tokyo', 'ror': 'https://ror.org/057zh3y96', 'country_code': 'JP', 'type': 'education', 'lineage': ['https://openalex.org/I74801974']}], 'countries': ['JP'], 'is_corresponding': False, 'raw_author_name': 'Masahiro Fujita', 'raw_affiliation_strings': ['VLSI Design and Education Center, The University of Tokyo, Tokyo, JAPAN'], 'affiliations': [{'raw_affiliation_string': 'VLSI Design and Education Center, The University of Tokyo, Tokyo, JAPAN', 'institution_ids': ['https://openalex.org/I74801974']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 2, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.51, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 3, 'citation_normalized_percentile': {'value': 0.364217, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 75, 'max': 77}, 'biblio': {'volume': None, 'issue': None, 'first_page': '1', 'last_page': '4'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T11032', 'display_name': 'VLSI and Analog Circuit Testing', 'score': 0.9999, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T11032', 'display_name': 'VLSI and Analog Circuit Testing', 'score': 0.9999, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11522', 'display_name': 'VLSI and FPGA Design Techniques', 'score': 0.9984, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10142', 'display_name': 'Formal Methods in Verification', 'score': 0.9984, 'subfield': {'id': 'https://openalex.org/subfields/1703', 'display_name': 'Computational Theory and Mathematics'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [], 'concepts': [{'id': 'https://openalex.org/C174348530', 'wikidata': 'https://www.wikidata.org/wiki/Q188635', 'display_name': 'Bridging (networking)', 'level': 2, 'score': 0.97661734}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.6452642}, {'id': 'https://openalex.org/C131017901', 'wikidata': 'https://www.wikidata.org/wiki/Q170451', 'display_name': 'Logic gate', 'level': 2, 'score': 0.56016946}, {'id': 'https://openalex.org/C134146338', 'wikidata': 'https://www.wikidata.org/wiki/Q1815901', 'display_name': 'Electronic circuit', 'level': 2, 'score': 0.4809922}, {'id': 'https://openalex.org/C157922185', 'wikidata': 'https://www.wikidata.org/wiki/Q173198', 'display_name': 'Logic synthesis', 'level': 3, 'score': 0.43224126}, {'id': 'https://openalex.org/C113775141', 'wikidata': 'https://www.wikidata.org/wiki/Q428691', 'display_name': 'Computer engineering', 'level': 1, 'score': 0.40067014}, {'id': 'https://openalex.org/C200601418', 'wikidata': 'https://www.wikidata.org/wiki/Q2193887', 'display_name': 'Reliability engineering', 'level': 1, 'score': 0.39376947}, {'id': 'https://openalex.org/C11413529', 'wikidata': 'https://www.wikidata.org/wiki/Q8366', 'display_name': 'Algorithm', 'level': 1, 'score': 0.36354163}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.20044792}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.11501217}, {'id': 'https://openalex.org/C38652104', 'wikidata': 'https://www.wikidata.org/wiki/Q3510521', 'display_name': 'Computer security', 'level': 1, 'score': 0.06444296}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/iscas.2017.8050914', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4363604393', 'display_name': '2022 IEEE International Symposium on Circuits and Systems (ISCAS)', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'conference'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 9, 'referenced_works': ['https://openalex.org/W1518705996', 'https://openalex.org/W1528837436', 'https://openalex.org/W1864256460', 'https://openalex.org/W2138735239', 'https://openalex.org/W2165066449', 'https://openalex.org/W2165503768', 'https://openalex.org/W2564787410', 'https://openalex.org/W3149163555', 'https://openalex.org/W806379844'], 'related_works': ['https://openalex.org/W2789349722', 'https://openalex.org/W2614722573', 'https://openalex.org/W2170504327', 'https://openalex.org/W2121963733', 'https://openalex.org/W2098419840', 'https://openalex.org/W2059422871', 'https://openalex.org/W2041787842', 'https://openalex.org/W1985308002', 'https://openalex.org/W1977171228', 'https://openalex.org/W1966764473'], 'abstract_inverted_index': {'As': [0], 'fabricated': [1], 'chips': [2], 'get': [3], 'larger': [4], 'and': [5, 75], 'denser,': [6], 'more': [7], 'kinds': [8], 'of': [9, 31, 37, 61, 77], 'defects': [10], 'happen': [11], 'that': [12, 56], 'cannot': [13], 'be': [14], 'explained': [15], 'by': [16, 65], 'the': [17, 38, 53, 59, 62], 'traditional': [18], 'stuck-at-fault': [19], 'model.': [20], 'In': [21], 'this': [22], 'paper,': [23], 'we': [24], 'propose': [25], 'a': [26], 'new': [27], 'approach': [28, 43], 'for': [29], 'diagnosis': [30], 'bridging': [32, 66], 'faults': [33], 'based': [34, 45], 'on': [35, 46, 70], 'analysis': [36], 'logic': [39], 'design.': [40], 'The': [41], 'proposed': [42], 'is': [44], 'iteratively': [47], 'solving': [48], 'SAT': [49], 'problems': [50], 'until': [51], 'finding': [52], 'internal': [54], 'signals': [55], 'can': [57], 'explain': [58], 'misbehavior': [60], 'circuit': [63], 'caused': [64], 'faults.': [67], 'Our': [68], 'experiments': [69], 'ISCAS': [71], 'circuits': [72], 'shows': [73], 'efficiency': [74], 'effectiveness': [76], 'our': [78], 'method.': [79]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2757563118', 'counts_by_year': [{'year': 2020, 'cited_by_count': 2}, {'year': 2019, 'cited_by_count': 1}], 'updated_date': '2024-12-07T21:01:09.292074', 'created_date': '2017-10-06'}