Title: DESIGN AND ANALYSIS OF OPTIMIZED 32-BIT PIPELINED PHASE ACCUMULATOR FOR DIRECT DIGITAL SYNTHESIZER
Abstract: This paper proposes a new low power phase accumulator (PA) based on pipelining carry-look ahead adder (CLA) for direct digital frequency synthesizer (DDFS). The aim is to focus on 32-bit phase accumulator design methods optimizing the PA design for either high- speed, low power, or both. Therefore, the PA are implemented using four methods, the first without pipelining, the second with 4-bit component adders or registers, the third with 8-bit components and the fourth with 16-bit components. By making comparison between the four methods, the performance of the 32-bit phase accumulator design with 8-bit CLA Adder is best choice. This is because of the number of 4-inputs LUTs used are 149 only, and the number of occupied Slices are 86, and the average Fan- out of Non-clock Nets are 2.45 only. These results verify lower power consumption among other design methods. In addition, higher clock frequency with 150.4MHz, which means wide range of output frequency.
Publication Year: 2012
Publication Date: 2012-01-01
Language: en
Type: article
Access and Citation
Cited By Count: 1
AI Researcher Chatbot
Get quick answers to your questions about the article from our AI researcher chatbot