Get quick answers to your questions about the article from our AI researcher chatbot
{'id': 'https://openalex.org/W2622383884', 'doi': 'https://doi.org/10.18260/1-2--14230', 'title': 'Teaching Sequential Logic Circuit Vhdl Models By Synthesis And Examples', 'display_name': 'Teaching Sequential Logic Circuit Vhdl Models By Synthesis And Examples', 'publication_year': 2020, 'publication_date': '2020-09-03', 'ids': {'openalex': 'https://openalex.org/W2622383884', 'doi': 'https://doi.org/10.18260/1-2--14230', 'mag': '2622383884'}, 'language': 'en', 'primary_location': {'is_oa': True, 'landing_page_url': 'https://doi.org/10.18260/1-2--14230', 'pdf_url': 'https://peer.asee.org/14230.pdf', 'source': None, 'license': None, 'license_id': None, 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': True, 'oa_status': 'bronze', 'oa_url': 'https://peer.asee.org/14230.pdf', 'any_repository_has_fulltext': True}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5100366295', 'display_name': 'Guoping Wang', 'orcid': 'https://orcid.org/0000-0002-6252-6943'}, 'institutions': [{'id': 'https://openalex.org/I162817326', 'display_name': 'Indiana University – Purdue University Fort Wayne', 'ror': 'https://ror.org/01jxzq227', 'country_code': 'US', 'type': 'education', 'lineage': ['https://openalex.org/I162817326']}], 'countries': ['US'], 'is_corresponding': True, 'raw_author_name': 'Guoping Wang', 'raw_affiliation_strings': ['Department of Engineering, Indiana University Purdue University Fort Wayne'], 'affiliations': [{'raw_affiliation_string': 'Department of Engineering, Indiana University Purdue University Fort Wayne', 'institution_ids': ['https://openalex.org/I162817326']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': ['https://openalex.org/A5100366295'], 'corresponding_institution_ids': ['https://openalex.org/I162817326'], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': False, 'cited_by_count': 0, 'citation_normalized_percentile': {'value': 0.0, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 0, 'max': 62}, 'biblio': {'volume': None, 'issue': None, 'first_page': None, 'last_page': None}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T11283', 'display_name': 'Remote Laboratories in Engineering Education', 'score': 0.9967, 'subfield': {'id': 'https://openalex.org/subfields/2214', 'display_name': 'Media Technology'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T11283', 'display_name': 'Remote Laboratories in Engineering Education', 'score': 0.9967, 'subfield': {'id': 'https://openalex.org/subfields/2214', 'display_name': 'Media Technology'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/sequential-logic', 'display_name': 'Sequential logic', 'score': 0.7142782}, {'id': 'https://openalex.org/keywords/register-transfer-level', 'display_name': 'Register-transfer level', 'score': 0.646281}, {'id': 'https://openalex.org/keywords/distance-learning', 'display_name': 'Distance Learning', 'score': 0.508372}, {'id': 'https://openalex.org/keywords/simulation-based-learning', 'display_name': 'Simulation-based Learning', 'score': 0.500934}, {'id': 'https://openalex.org/keywords/virtual-labs', 'display_name': 'Virtual Labs', 'score': 0.500656}, {'id': 'https://openalex.org/keywords/asynchronous-circuit', 'display_name': 'Asynchronous circuit', 'score': 0.4357864}, {'id': 'https://openalex.org/keywords/combinational-logic', 'display_name': 'Combinational logic', 'score': 0.4345049}], 'concepts': [{'id': 'https://openalex.org/C36941000', 'wikidata': 'https://www.wikidata.org/wiki/Q209455', 'display_name': 'VHDL', 'level': 3, 'score': 0.9205797}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.73597443}, {'id': 'https://openalex.org/C187075797', 'wikidata': 'https://www.wikidata.org/wiki/Q173245', 'display_name': 'Sequential logic', 'level': 3, 'score': 0.7142782}, {'id': 'https://openalex.org/C42143788', 'wikidata': 'https://www.wikidata.org/wiki/Q173341', 'display_name': 'Hardware description language', 'level': 3, 'score': 0.67306095}, {'id': 'https://openalex.org/C81843906', 'wikidata': 'https://www.wikidata.org/wiki/Q173156', 'display_name': 'Digital electronics', 'level': 3, 'score': 0.6556407}, {'id': 'https://openalex.org/C34854456', 'wikidata': 'https://www.wikidata.org/wiki/Q1484552', 'display_name': 'Register-transfer level', 'level': 4, 'score': 0.646281}, {'id': 'https://openalex.org/C157922185', 'wikidata': 'https://www.wikidata.org/wiki/Q173198', 'display_name': 'Logic synthesis', 'level': 3, 'score': 0.54597515}, {'id': 'https://openalex.org/C199360897', 'wikidata': 'https://www.wikidata.org/wiki/Q9143', 'display_name': 'Programming language', 'level': 1, 'score': 0.48526976}, {'id': 'https://openalex.org/C113775141', 'wikidata': 'https://www.wikidata.org/wiki/Q428691', 'display_name': 'Computer engineering', 'level': 1, 'score': 0.43934727}, {'id': 'https://openalex.org/C87695204', 'wikidata': 'https://www.wikidata.org/wiki/Q629971', 'display_name': 'Asynchronous circuit', 'level': 5, 'score': 0.4357864}, {'id': 'https://openalex.org/C81409106', 'wikidata': 'https://www.wikidata.org/wiki/Q76505', 'display_name': 'Combinational logic', 'level': 3, 'score': 0.4345049}, {'id': 'https://openalex.org/C118524514', 'wikidata': 'https://www.wikidata.org/wiki/Q173212', 'display_name': 'Computer architecture', 'level': 1, 'score': 0.43154746}, {'id': 'https://openalex.org/C131017901', 'wikidata': 'https://www.wikidata.org/wiki/Q170451', 'display_name': 'Logic gate', 'level': 2, 'score': 0.38430068}, {'id': 'https://openalex.org/C80444323', 'wikidata': 'https://www.wikidata.org/wiki/Q2878974', 'display_name': 'Theoretical computer science', 'level': 1, 'score': 0.3521202}, {'id': 'https://openalex.org/C9390403', 'wikidata': 'https://www.wikidata.org/wiki/Q3966', 'display_name': 'Computer hardware', 'level': 1, 'score': 0.3456713}, {'id': 'https://openalex.org/C134146338', 'wikidata': 'https://www.wikidata.org/wiki/Q1815901', 'display_name': 'Electronic circuit', 'level': 2, 'score': 0.3186866}, {'id': 'https://openalex.org/C42196554', 'wikidata': 'https://www.wikidata.org/wiki/Q1186179', 'display_name': 'Synchronous circuit', 'level': 4, 'score': 0.2565967}, {'id': 'https://openalex.org/C11413529', 'wikidata': 'https://www.wikidata.org/wiki/Q8366', 'display_name': 'Algorithm', 'level': 1, 'score': 0.210255}, {'id': 'https://openalex.org/C42935608', 'wikidata': 'https://www.wikidata.org/wiki/Q190411', 'display_name': 'Field-programmable gate array', 'level': 2, 'score': 0.16179642}, {'id': 'https://openalex.org/C137059387', 'wikidata': 'https://www.wikidata.org/wiki/Q426882', 'display_name': 'Clock signal', 'level': 3, 'score': 0.15100458}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.11973038}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.10416946}, {'id': 'https://openalex.org/C76155785', 'wikidata': 'https://www.wikidata.org/wiki/Q418', 'display_name': 'Telecommunications', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C134652429', 'wikidata': 'https://www.wikidata.org/wiki/Q1052698', 'display_name': 'Jitter', 'level': 2, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': True, 'landing_page_url': 'https://doi.org/10.18260/1-2--14230', 'pdf_url': 'https://peer.asee.org/14230.pdf', 'source': None, 'license': None, 'license_id': None, 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}], 'best_oa_location': {'is_oa': True, 'landing_page_url': 'https://doi.org/10.18260/1-2--14230', 'pdf_url': 'https://peer.asee.org/14230.pdf', 'source': None, 'license': None, 'license_id': None, 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 7, 'referenced_works': ['https://openalex.org/W1525885020', 'https://openalex.org/W1593234504', 'https://openalex.org/W1917560318', 'https://openalex.org/W2096523254', 'https://openalex.org/W2133239925', 'https://openalex.org/W2138318906', 'https://openalex.org/W2155496019'], 'related_works': ['https://openalex.org/W573531811', 'https://openalex.org/W573124066', 'https://openalex.org/W2370649629', 'https://openalex.org/W2243536805', 'https://openalex.org/W2166402441', 'https://openalex.org/W2101877870', 'https://openalex.org/W2090956884', 'https://openalex.org/W2083793411', 'https://openalex.org/W1621928919', 'https://openalex.org/W1592424226'], 'abstract_inverted_index': {'Abstract': [0, 39], 'NOTE:': [1], 'The': [2, 75, 123, 148, 281, 331], 'first': [3, 85, 290], 'page': [4], 'of': [5, 16, 31, 129, 203, 309, 337, 351, 367], 'text': [6], 'has': [7, 41, 170, 251], 'been': [8, 235, 253], 'automatically': [9], 'extracted': [10], 'and': [11, 26, 67, 97, 108, 175, 187, 273, 302, 316, 355], 'included': [12], 'below': [13], 'in': [14, 47, 57, 117, 132, 173, 185, 237, 263, 325, 340], 'lieu': [15], 'an': [17, 43], 'abstract': [18], 'Teaching': [19], 'Sequential': [20, 191], 'Logic': [21], 'VHDL': [22, 40, 61, 136, 201, 231, 247, 267, 344, 353], 'Models': [23], 'by': [24], 'Synthesis': [25], 'Examples': [27], 'Guoping': [28], 'Wang': [29], 'Department': [30], 'Engineering,': [32], 'Indiana': [33], 'University': [34, 36], 'Purdue': [35], 'Fort': [37], 'Wayne': [38], 'become': [42, 171], 'industrial': [44], 'standard': [45], 'language': [46, 164], 'digital': [48, 120, 143, 166, 328], 'system': [49, 121, 167, 329], 'design.': [50, 168], 'This': [51, 257, 361], 'paper': [52, 258], 'introduces': [53, 259], 'the': [54, 89, 93, 127, 207, 218, 238, 260, 294, 298, 307, 335, 347, 352, 356, 368], 'author’s': [55, 124, 261, 332], 'experience': [56, 262], 'teaching': [58, 133, 200, 232, 264, 341, 348, 362], 'sequential': [59, 77, 102, 119, 134, 145, 188, 204, 245, 265, 283, 310, 327, 342], 'logic': [60, 103, 135, 180, 189, 192, 205, 246, 266, 311, 343], 'models': [62, 202, 248, 268, 354], 'to': [63, 71, 101, 243, 269, 277, 306], 'students': [64, 211, 270], 'through': [65, 271], 'synthesis': [66, 272], 'examples': [68, 274], 'from': [69, 275], 'simple': [70, 76, 276, 282], 'complex': [72, 118, 278, 326], 'design': [73, 95, 112, 279, 300, 320], 'problems.': [74, 280], 'circuits': [78, 284, 358], 'such': [79, 105, 222, 285, 313], 'as': [80, 106, 286, 314], 'latches,': [81, 287], 'FFs': [82], '(flip-flops)': [83], 'are': [84, 99, 114, 289, 304, 322, 359], 'introduced': [86, 291], 'with': [87, 216, 292], 'all': [88, 217, 293], 'control': [90, 220, 295], 'signals,': [91, 221, 296], 'then': [92, 297], 'same': [94, 299], 'concepts': [96, 301], 'procedures': [98, 303], 'extended': [100, 305], 'blocks': [104, 312], 'counters': [107, 315], 'shift': [109, 317], 'registers.': [110, 318], 'These': [111, 319], 'approaches': [113, 321], 'also': [115, 323], 'applicable': [116, 324], 'designs.': [122, 330], 'experiences': [125, 333], 'showed': [126, 334], 'effectiveness': [128, 336], 'this': [130, 338], 'approach': [131, 339, 363], 'models.': [137, 345], 'Index': [138], 'term:': [139], 'Engineering': [140, 373, 384], 'course,': [141], 'VHDL,': [142], 'systems,': [144], 'circuit.': [146], 'Introduction': [147], 'VHSIC': [149], '(very': [150], 'high': [151], 'speed': [152], 'integrated': [153], 'circuits)': [154], 'Hardware': [155], 'Description': [156], 'Language': [157], '(VHDL)': [158], 'is': [159, 364], 'a': [160, 195], 'very': [161, 196], 'powerful': [162], 'hardware': [163], 'for': [165, 372, 383], 'It': [169], 'indispensable': [172], 'electrical': [174], 'computer': [176], 'engineering': [177], 'programs.': [178], 'Digital': [179], 'systems': [181, 193], 'can': [182], 'be': [183], 'classified': [184], 'combinational': [186], 'circuits.': [190], 'play': [194], 'important': [197], 'part.': [198], 'In': [199], 'circuits,': [206], 'author': [208], 'found': [209], 'that': [210], 'could': [212], 'easily': [213], 'get': [214], 'confused': [215], 'different': [219], 'as,': [223], 'CLOCK,': [224], 'ENABLE,': [225], 'RESET/SET,': [226], 'OVERFLOW,': [227], 'CARRY-OUT': [228], 'etc.': [229], 'Various': [230], 'methods': [233], 'have': [234], 'proposed': [236], 'past': [239], '1-7,': [240], 'however,': [241], 'how': [242], 'teach': [244], 'more': [249], 'effectively': [250], 'not': [252], 'studied': [254], 'so': [255], 'far.': [256], 'flip-flops': [288], 'designs': [308], 'During': [346], 'process,': [349], 'both': [350], 'synthesized': [357], 'introduced.': [360], 'design-': [365], 'Proceedings': [366], '2005': [369], 'American': [370, 381], 'Society': [371, 382], 'Education': [374, 385], 'Annual': [375], 'Conference': [376], '&': [377], 'Exposition': [378], 'Copyright': [379], '©2005,': [380]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2622383884', 'counts_by_year': [], 'updated_date': '2024-09-14T17:54:45.000751', 'created_date': '2017-06-15'}