Get quick answers to your questions about the article from our AI researcher chatbot
{'id': 'https://openalex.org/W2621380073', 'doi': None, 'title': '16-Bit Microprocessor Design and Implementation on FPGA', 'display_name': '16-Bit Microprocessor Design and Implementation on FPGA', 'publication_year': 2012, 'publication_date': '2012-06-12', 'ids': {'openalex': 'https://openalex.org/W2621380073', 'mag': '2621380073'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://www.amazon.com/16-bit-Microprocessor-Design-Implementation-FPGA/dp/3659151025', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'book', 'type_crossref': 'book', 'indexed_in': [], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5020427240', 'display_name': 'Muhammad Zaffwan Idris', 'orcid': 'https://orcid.org/0000-0001-9764-2322'}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'Muhammad Ahmed', 'raw_affiliation_strings': [], 'affiliations': []}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5000175767', 'display_name': 'Mansoor Naseer', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'Mansoor Naseer', 'raw_affiliation_strings': [], 'affiliations': []}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5044696366', 'display_name': 'Arslan Malik', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'Arslan Malik', 'raw_affiliation_strings': [], 'affiliations': []}], 'institution_assertions': [], 'countries_distinct_count': 0, 'institutions_distinct_count': 0, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': False, 'cited_by_count': 0, 'citation_normalized_percentile': {'value': 0.0, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 0, 'max': 65}, 'biblio': {'volume': None, 'issue': None, 'first_page': None, 'last_page': None}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T10904', 'display_name': 'Reconfigurable Computing Systems and Design Methods', 'score': 0.984, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T10904', 'display_name': 'Reconfigurable Computing Systems and Design Methods', 'score': 0.984, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11522', 'display_name': 'Design and Optimization of Field-Programmable Gate Arrays and Application-Specific Integrated Circuits', 'score': 0.9484, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10363', 'display_name': 'Low-Power VLSI Circuit Design and Optimization', 'score': 0.934, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/microprocessor', 'display_name': 'Microprocessor', 'score': 0.7605529}, {'id': 'https://openalex.org/keywords/fpga', 'display_name': 'FPGA', 'score': 0.6866}, {'id': 'https://openalex.org/keywords/cmos-design', 'display_name': 'CMOS Design', 'score': 0.607515}, {'id': 'https://openalex.org/keywords/bit', 'display_name': 'Bit (key)', 'score': 0.5828287}, {'id': 'https://openalex.org/keywords/geometric-programming', 'display_name': 'Geometric Programming', 'score': 0.553171}, {'id': 'https://openalex.org/keywords/vlsi-circuits', 'display_name': 'VLSI Circuits', 'score': 0.546173}, {'id': 'https://openalex.org/keywords/reconfigurable-computing', 'display_name': 'Reconfigurable Computing', 'score': 0.536984}], 'concepts': [{'id': 'https://openalex.org/C2780728072', 'wikidata': 'https://www.wikidata.org/wiki/Q5297', 'display_name': 'Microprocessor', 'level': 2, 'score': 0.7605529}, {'id': 'https://openalex.org/C42935608', 'wikidata': 'https://www.wikidata.org/wiki/Q190411', 'display_name': 'Field-programmable gate array', 'level': 2, 'score': 0.68194747}, {'id': 'https://openalex.org/C117011727', 'wikidata': 'https://www.wikidata.org/wiki/Q1278488', 'display_name': 'Bit (key)', 'level': 2, 'score': 0.5828287}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.5740623}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.47821638}, {'id': 'https://openalex.org/C9390403', 'wikidata': 'https://www.wikidata.org/wiki/Q3966', 'display_name': 'Computer hardware', 'level': 1, 'score': 0.46194488}, {'id': 'https://openalex.org/C118524514', 'wikidata': 'https://www.wikidata.org/wiki/Q173212', 'display_name': 'Computer architecture', 'level': 1, 'score': 0.36820203}, {'id': 'https://openalex.org/C38652104', 'wikidata': 'https://www.wikidata.org/wiki/Q3510521', 'display_name': 'Computer security', 'level': 1, 'score': 0.10811779}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://www.amazon.com/16-bit-Microprocessor-Design-Implementation-FPGA/dp/3659151025', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'score': 0.57, 'display_name': 'Affordable and clean energy', 'id': 'https://metadata.un.org/sdg/7'}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 0, 'referenced_works': [], 'related_works': ['https://openalex.org/W2977445562', 'https://openalex.org/W2884550409', 'https://openalex.org/W2852681005', 'https://openalex.org/W2845398496', 'https://openalex.org/W2835959456', 'https://openalex.org/W2796392743', 'https://openalex.org/W2607596025', 'https://openalex.org/W2566825348', 'https://openalex.org/W2535428364', 'https://openalex.org/W2483576344', 'https://openalex.org/W2463888951', 'https://openalex.org/W2394316354', 'https://openalex.org/W2386406460', 'https://openalex.org/W2358787058', 'https://openalex.org/W2327593281', 'https://openalex.org/W2318795520', 'https://openalex.org/W2281464267', 'https://openalex.org/W2280531662', 'https://openalex.org/W2114989160', 'https://openalex.org/W1607135467'], 'abstract_inverted_index': None, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2621380073', 'counts_by_year': [], 'updated_date': '2024-09-14T07:06:06.753095', 'created_date': '2017-06-09'}