Get quick answers to your questions about the article from our AI researcher chatbot
{'id': 'https://openalex.org/W2519443189', 'doi': 'https://doi.org/10.1007/978-3-319-34195-8_7', 'title': 'Sequential Logic Design', 'display_name': 'Sequential Logic Design', 'publication_year': 2016, 'publication_date': '2016-09-16', 'ids': {'openalex': 'https://openalex.org/W2519443189', 'doi': 'https://doi.org/10.1007/978-3-319-34195-8_7', 'mag': '2519443189'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1007/978-3-319-34195-8_7', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4306463937', 'display_name': 'Springer eBooks', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4310319965', 'host_organization_name': 'Springer Nature', 'host_organization_lineage': ['https://openalex.org/P4310319965'], 'host_organization_lineage_names': ['Springer Nature'], 'type': 'ebook platform'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'book-chapter', 'type_crossref': 'book-chapter', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5040593195', 'display_name': 'Brock J. LaMeres', 'orcid': 'https://orcid.org/0000-0001-9388-4092'}, 'institutions': [{'id': 'https://openalex.org/I23732399', 'display_name': 'Montana State University', 'ror': 'https://ror.org/02w0trx84', 'country_code': 'US', 'type': 'education', 'lineage': ['https://openalex.org/I23732399', 'https://openalex.org/I4210126032']}], 'countries': ['US'], 'is_corresponding': True, 'raw_author_name': 'Brock J. LaMeres', 'raw_affiliation_strings': ['Department of Electrical & Computer Engineering, Montana State University, Bozeman, MT, USA'], 'affiliations': [{'raw_affiliation_string': 'Department of Electrical & Computer Engineering, Montana State University, Bozeman, MT, USA', 'institution_ids': ['https://openalex.org/I23732399']}]}], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': ['https://openalex.org/A5040593195'], 'corresponding_institution_ids': ['https://openalex.org/I23732399'], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': False, 'cited_by_count': 0, 'citation_normalized_percentile': {'value': 0.0, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 0, 'max': 67}, 'biblio': {'volume': None, 'issue': None, 'first_page': '195', 'last_page': '264'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T10142', 'display_name': 'Formal Methods in Software Verification and Control', 'score': 0.9715, 'subfield': {'id': 'https://openalex.org/subfields/1703', 'display_name': 'Computational Theory and Mathematics'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T10142', 'display_name': 'Formal Methods in Software Verification and Control', 'score': 0.9715, 'subfield': {'id': 'https://openalex.org/subfields/1703', 'display_name': 'Computational Theory and Mathematics'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/sequential-logic', 'display_name': 'Sequential logic', 'score': 0.8778776}, {'id': 'https://openalex.org/keywords/combinational-logic', 'display_name': 'Combinational logic', 'score': 0.5973441}, {'id': 'https://openalex.org/keywords/temporal-logic', 'display_name': 'Temporal Logic', 'score': 0.511101}, {'id': 'https://openalex.org/keywords/resistor–transistor-logic', 'display_name': 'Resistor–transistor logic', 'score': 0.50825447}, {'id': 'https://openalex.org/keywords/register-transfer-level', 'display_name': 'Register-transfer level', 'score': 0.5002055}, {'id': 'https://openalex.org/keywords/asynchronous-circuit', 'display_name': 'Asynchronous circuit', 'score': 0.44774374}], 'concepts': [{'id': 'https://openalex.org/C187075797', 'wikidata': 'https://www.wikidata.org/wiki/Q173245', 'display_name': 'Sequential logic', 'level': 3, 'score': 0.8778776}, {'id': 'https://openalex.org/C28449271', 'wikidata': 'https://www.wikidata.org/wiki/Q6667469', 'display_name': 'Logic optimization', 'level': 4, 'score': 0.6507801}, {'id': 'https://openalex.org/C162454741', 'wikidata': 'https://www.wikidata.org/wiki/Q173359', 'display_name': 'Logic family', 'level': 4, 'score': 0.6500766}, {'id': 'https://openalex.org/C81843906', 'wikidata': 'https://www.wikidata.org/wiki/Q173156', 'display_name': 'Digital electronics', 'level': 3, 'score': 0.62286466}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.60166717}, {'id': 'https://openalex.org/C81409106', 'wikidata': 'https://www.wikidata.org/wiki/Q76505', 'display_name': 'Combinational logic', 'level': 3, 'score': 0.5973441}, {'id': 'https://openalex.org/C131017901', 'wikidata': 'https://www.wikidata.org/wiki/Q170451', 'display_name': 'Logic gate', 'level': 2, 'score': 0.53861374}, {'id': 'https://openalex.org/C157922185', 'wikidata': 'https://www.wikidata.org/wiki/Q173198', 'display_name': 'Logic synthesis', 'level': 3, 'score': 0.53740793}, {'id': 'https://openalex.org/C180405849', 'wikidata': 'https://www.wikidata.org/wiki/Q173464', 'display_name': 'Resistor–transistor logic', 'level': 5, 'score': 0.50825447}, {'id': 'https://openalex.org/C34854456', 'wikidata': 'https://www.wikidata.org/wiki/Q1484552', 'display_name': 'Register-transfer level', 'level': 4, 'score': 0.5002055}, {'id': 'https://openalex.org/C198521697', 'wikidata': 'https://www.wikidata.org/wiki/Q7142438', 'display_name': 'Pass transistor logic', 'level': 4, 'score': 0.4761812}, {'id': 'https://openalex.org/C87695204', 'wikidata': 'https://www.wikidata.org/wiki/Q629971', 'display_name': 'Asynchronous circuit', 'level': 5, 'score': 0.44774374}, {'id': 'https://openalex.org/C11413529', 'wikidata': 'https://www.wikidata.org/wiki/Q8366', 'display_name': 'Algorithm', 'level': 1, 'score': 0.3481853}, {'id': 'https://openalex.org/C134146338', 'wikidata': 'https://www.wikidata.org/wiki/Q1815901', 'display_name': 'Electronic circuit', 'level': 2, 'score': 0.33278796}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.16485417}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.12767962}, {'id': 'https://openalex.org/C42196554', 'wikidata': 'https://www.wikidata.org/wiki/Q1186179', 'display_name': 'Synchronous circuit', 'level': 4, 'score': 0.12176269}, {'id': 'https://openalex.org/C137059387', 'wikidata': 'https://www.wikidata.org/wiki/Q426882', 'display_name': 'Clock signal', 'level': 3, 'score': 0.108897835}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1007/978-3-319-34195-8_7', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4306463937', 'display_name': 'Springer eBooks', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4310319965', 'host_organization_name': 'Springer Nature', 'host_organization_lineage': ['https://openalex.org/P4310319965'], 'host_organization_lineage_names': ['Springer Nature'], 'type': 'ebook platform'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 0, 'referenced_works': [], 'related_works': ['https://openalex.org/W659242671', 'https://openalex.org/W3129977055', 'https://openalex.org/W2386022279', 'https://openalex.org/W2373127312', 'https://openalex.org/W2370649629', 'https://openalex.org/W2356714888', 'https://openalex.org/W2356140560', 'https://openalex.org/W2063209251', 'https://openalex.org/W1999759102', 'https://openalex.org/W1591214607'], 'abstract_inverted_index': None, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2519443189', 'counts_by_year': [], 'updated_date': '2024-08-22T14:30:57.299690', 'created_date': '2016-09-23'}