Publication Information

{'id': 'https://openalex.org/W2388210573', 'doi': None, 'title': 'Design of parallel port turn USB port data acquisition system based on CY7C68013A', 'display_name': 'Design of parallel port turn USB port data acquisition system based on CY7C68013A', 'publication_year': 2011, 'publication_date': '2011-01-01', 'ids': {'openalex': 'https://openalex.org/W2388210573', 'mag': '2388210573'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://en.cnki.com.cn/Article_en/CJFDTOTAL-GWDZ201116015.htm', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2764835966', 'display_name': 'Electronic Design Engineering', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'journal-article', 'indexed_in': [], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5103673844', 'display_name': 'Chen Chang-xin', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I135714990', 'display_name': 'North University of China', 'ror': 'https://ror.org/047bp1713', 'country_code': 'CN', 'type': 'education', 'lineage': ['https://openalex.org/I135714990']}], 'countries': ['CN'], 'is_corresponding': True, 'raw_author_name': 'Chen Chang-xin', 'raw_affiliation_strings': ['Dynamic Measurement of the Ministry Education of China,North University of China,Taiyuan 030051,China)'], 'affiliations': [{'raw_affiliation_string': 'Dynamic Measurement of the Ministry Education of China,North University of China,Taiyuan 030051,China)', 'institution_ids': ['https://openalex.org/I135714990']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': ['https://openalex.org/A5103673844'], 'corresponding_institution_ids': ['https://openalex.org/I135714990'], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': False, 'cited_by_count': 1, 'citation_normalized_percentile': {'value': 0.674965, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 65, 'max': 72}, 'biblio': {'volume': None, 'issue': None, 'first_page': None, 'last_page': None}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T12941', 'display_name': 'Embedded Systems and FPGA Design', 'score': 0.9688, 'subfield': {'id': 'https://openalex.org/subfields/2207', 'display_name': 'Control and Systems Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T12941', 'display_name': 'Embedded Systems and FPGA Design', 'score': 0.9688, 'subfield': {'id': 'https://openalex.org/subfields/2207', 'display_name': 'Control and Systems Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T13734', 'display_name': 'Advanced Computational Techniques and Applications', 'score': 0.9497, 'subfield': {'id': 'https://openalex.org/subfields/1702', 'display_name': 'Artificial Intelligence'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T13717', 'display_name': 'Advanced Algorithms and Applications', 'score': 0.9479, 'subfield': {'id': 'https://openalex.org/subfields/2207', 'display_name': 'Control and Systems Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/firmware', 'display_name': 'Firmware', 'score': 0.9590734}, {'id': 'https://openalex.org/keywords/port', 'display_name': 'Port (circuit theory)', 'score': 0.7919502}, {'id': 'https://openalex.org/keywords/interface', 'display_name': 'Interface (matter)', 'score': 0.7318324}, {'id': 'https://openalex.org/keywords/parallel-port', 'display_name': 'Parallel port', 'score': 0.68267393}], 'concepts': [{'id': 'https://openalex.org/C67212190', 'wikidata': 'https://www.wikidata.org/wiki/Q104851', 'display_name': 'Firmware', 'level': 2, 'score': 0.9590734}, {'id': 'https://openalex.org/C507366226', 'wikidata': 'https://www.wikidata.org/wiki/Q42378', 'display_name': 'USB', 'level': 3, 'score': 0.9248338}, {'id': 'https://openalex.org/C32802771', 'wikidata': 'https://www.wikidata.org/wiki/Q2443617', 'display_name': 'Port (circuit theory)', 'level': 2, 'score': 0.7919502}, {'id': 'https://openalex.org/C9390403', 'wikidata': 'https://www.wikidata.org/wiki/Q3966', 'display_name': 'Computer hardware', 'level': 1, 'score': 0.74447274}, {'id': 'https://openalex.org/C113843644', 'wikidata': 'https://www.wikidata.org/wiki/Q901882', 'display_name': 'Interface (matter)', 'level': 4, 'score': 0.7318324}, {'id': 'https://openalex.org/C557945733', 'wikidata': 'https://www.wikidata.org/wiki/Q389772', 'display_name': 'Data transmission', 'level': 2, 'score': 0.6838848}, {'id': 'https://openalex.org/C202683721', 'wikidata': 'https://www.wikidata.org/wiki/Q190440', 'display_name': 'Parallel port', 'level': 3, 'score': 0.68267393}, {'id': 'https://openalex.org/C163985040', 'wikidata': 'https://www.wikidata.org/wiki/Q1172399', 'display_name': 'Data acquisition', 'level': 2, 'score': 0.6826041}, {'id': 'https://openalex.org/C102349902', 'wikidata': 'https://www.wikidata.org/wiki/Q385390', 'display_name': 'Serial port', 'level': 3, 'score': 0.64346206}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.5859265}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.576063}, {'id': 'https://openalex.org/C761482', 'wikidata': 'https://www.wikidata.org/wiki/Q118093', 'display_name': 'Transmission (telecommunications)', 'level': 2, 'score': 0.56609184}, {'id': 'https://openalex.org/C165005293', 'wikidata': 'https://www.wikidata.org/wiki/Q1074500', 'display_name': 'Chip', 'level': 2, 'score': 0.43346313}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.31763214}, {'id': 'https://openalex.org/C51707140', 'wikidata': 'https://www.wikidata.org/wiki/Q518280', 'display_name': 'Serial communication', 'level': 2, 'score': 0.24132907}, {'id': 'https://openalex.org/C2777904410', 'wikidata': 'https://www.wikidata.org/wiki/Q7397', 'display_name': 'Software', 'level': 2, 'score': 0.2157689}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.15082785}, {'id': 'https://openalex.org/C111919701', 'wikidata': 'https://www.wikidata.org/wiki/Q9135', 'display_name': 'Operating system', 'level': 1, 'score': 0.1135312}, {'id': 'https://openalex.org/C76155785', 'wikidata': 'https://www.wikidata.org/wiki/Q418', 'display_name': 'Telecommunications', 'level': 1, 'score': 0.08369133}, {'id': 'https://openalex.org/C157915830', 'wikidata': 'https://www.wikidata.org/wiki/Q2928001', 'display_name': 'Bubble', 'level': 2, 'score': 0.0}, {'id': 'https://openalex.org/C129307140', 'wikidata': 'https://www.wikidata.org/wiki/Q6795880', 'display_name': 'Maximum bubble pressure method', 'level': 3, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://en.cnki.com.cn/Article_en/CJFDTOTAL-GWDZ201116015.htm', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2764835966', 'display_name': 'Electronic Design Engineering', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 0, 'referenced_works': [], 'related_works': ['https://openalex.org/W2394351160', 'https://openalex.org/W2388785555', 'https://openalex.org/W2387416644', 'https://openalex.org/W2385774687', 'https://openalex.org/W2383367264', 'https://openalex.org/W2378882786', 'https://openalex.org/W2378275588', 'https://openalex.org/W2376380966', 'https://openalex.org/W2368903245', 'https://openalex.org/W2368388542', 'https://openalex.org/W2367464952', 'https://openalex.org/W2358831052', 'https://openalex.org/W2356833282', 'https://openalex.org/W2354616816', 'https://openalex.org/W2351657863', 'https://openalex.org/W2351474799', 'https://openalex.org/W2351378805', 'https://openalex.org/W2349579151', 'https://openalex.org/W1990854810', 'https://openalex.org/W1967082893'], 'abstract_inverted_index': {'A': [0], 'design': [1, 78], 'of': [2, 9, 23, 64], 'a': [3, 70], 'parallel': [4], 'port': [5, 8], 'turn': [6], 'USB': [7], 'data': [10, 36, 58], 'acquisition': [11, 49], 'system': [12, 50, 67], 'whoes': [13], 'interface': [14, 77], 'chip': [15], 'is': [16, 18, 53], 'CY7C68013A': [17], 'introduced.The': [19], 'properties': [20], 'and': [21, 33, 42, 51, 79], 'transmission': [22, 37, 46, 59], 'CY7C68013A,as': [24], 'well': [25], 'as': [26], 'its': [27], 'hardware': [28, 39], 'implementation': [29], 'are': [30], 'discussed.It': [31], 'designs': [32], 'realizes': [34], 'USB2.0': [35, 56], 'module,the': [38], 'design,Firmware': [40], 'procedures': [41], 'driver': [43], 'design.Data': [44], 'hispeed': [45], 'between': [47], 'the': [48, 62], 'computer': [52], 'achieved': [54], 'by': [55], 'universal': [57], 'module.It': [60], 'meets': [61], 'requirements': [63], 'old': [65], 'test': [66], 'transformation,which': [68], 'has': [69], 'certain': [71], 'significance': [72], 'for': [73], 'traditional': [74], 'intelligent': [75], 'instrument': [76], 'renovation.': [80]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2388210573', 'counts_by_year': [{'year': 2016, 'cited_by_count': 1}], 'updated_date': '2024-12-12T20:52:44.407596', 'created_date': '2016-06-24'}