Title: Study and design of adaptive digital frequency counter based on VHDL and FPGA
Abstract: Based on the principle of frequency measurement and the programming thought of FPGA,this paper elaborates on a new method for designing adaptive digital frequency counter by using VHDL.This method is up to bottom and develop the system by using modularization cell.By designing intelligent software,it break though the ol method of changing gate time and make the realization of automatic gear-shifting more easy and reliable.In terms of realization,ISE6.1 developmental tool is adopted to expert software,and Modelsim is used to simulate,and the program is transferred to FPGA which is the core circuit of adaptive digital frequency counter.Comparing with traditional method,this method has the merit of simple peripheral circuit,short design period and easy amendment.
Publication Year: 2008
Publication Date: 2008-01-01
Language: en
Type: article
Access and Citation
AI Researcher Chatbot
Get quick answers to your questions about the article from our AI researcher chatbot