Title: The Development of Hardware Architecture for Real-time Chain Code based on FPGA
Abstract: This paper presents a hardware architecture developed for use with real-time Chain Code. This system applies open-chain code and closed-chain code to solve some problems related to noise and an inexact edge image. The design of the proposed method uses the Verilog HDL (Hardware Description Language) for the dedicated hardware architecture on a pipeline architecture. The hardware architecture is implemented using Virtex5 (xc5vlx330) on Xilinx Field Programmable Gate Arrays (FPGA). The results of the analysis show that this implementation can achieve a maximum operating frequency of 74.74 MHz and possesses adequate performance to process a 640x480 (VGA) resolution image.
Publication Year: 2016
Publication Date: 2016-01-04
Language: en
Type: article
Indexed In: ['crossref']
Access and Citation
AI Researcher Chatbot
Get quick answers to your questions about the article from our AI researcher chatbot