Publication Information

{'id': 'https://openalex.org/W2168126808', 'doi': 'https://doi.org/10.5555/602902.602961', 'title': 'Dragon2000: standard-cell placement tool for large industry circuits', 'display_name': 'Dragon2000: standard-cell placement tool for large industry circuits', 'publication_year': 2000, 'publication_date': '2000-11-05', 'ids': {'openalex': 'https://openalex.org/W2168126808', 'doi': 'https://doi.org/10.5555/602902.602961', 'mag': '2168126808'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.5555/602902.602961', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': [], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5067900332', 'display_name': 'Maogang Wang', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I111979921', 'display_name': 'Northwestern University', 'ror': 'https://ror.org/000e0be47', 'country_code': 'US', 'type': 'education', 'lineage': ['https://openalex.org/I111979921']}], 'countries': ['US'], 'is_corresponding': False, 'raw_author_name': 'Maogang Wang', 'raw_affiliation_strings': ['Dept. of Electr. & Comput. Eng., Northwestern Univ., Evanston, IL, USA'], 'affiliations': [{'raw_affiliation_string': 'Dept. of Electr. & Comput. Eng., Northwestern Univ., Evanston, IL, USA', 'institution_ids': ['https://openalex.org/I111979921']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5109163901', 'display_name': 'Xiaojian Yang', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I111979921', 'display_name': 'Northwestern University', 'ror': 'https://ror.org/000e0be47', 'country_code': 'US', 'type': 'education', 'lineage': ['https://openalex.org/I111979921']}], 'countries': ['US'], 'is_corresponding': False, 'raw_author_name': 'Xiaojian Yang', 'raw_affiliation_strings': ['Northwestern University, Evan ston, IL'], 'affiliations': [{'raw_affiliation_string': 'Northwestern University, Evan ston, IL', 'institution_ids': ['https://openalex.org/I111979921']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5078132977', 'display_name': 'Majid Sarrafzadeh', 'orcid': 'https://orcid.org/0000-0001-8407-8689'}, 'institutions': [{'id': 'https://openalex.org/I111979921', 'display_name': 'Northwestern University', 'ror': 'https://ror.org/000e0be47', 'country_code': 'US', 'type': 'education', 'lineage': ['https://openalex.org/I111979921']}], 'countries': ['US'], 'is_corresponding': False, 'raw_author_name': 'Majid Sarrafzadeh', 'raw_affiliation_strings': ['Northwestern University, Evan ston, IL'], 'affiliations': [{'raw_affiliation_string': 'Northwestern University, Evan ston, IL', 'institution_ids': ['https://openalex.org/I111979921']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 31.702, 'has_fulltext': False, 'cited_by_count': 266, 'citation_normalized_percentile': {'value': 0.994259, 'is_in_top_1_percent': True, 'is_in_top_10_percent': True}, 'cited_by_percentile_year': {'min': 98, 'max': 99}, 'biblio': {'volume': None, 'issue': None, 'first_page': '260', 'last_page': '263'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T11522', 'display_name': 'VLSI and FPGA Design Techniques', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T11522', 'display_name': 'VLSI and FPGA Design Techniques', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10363', 'display_name': 'Low-power high-performance VLSI design', 'score': 0.9996, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11032', 'display_name': 'VLSI and Analog Circuit Testing', 'score': 0.9995, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/benchmark', 'display_name': 'Benchmark (surveying)', 'score': 0.8631693}, {'id': 'https://openalex.org/keywords/minification', 'display_name': 'Minification', 'score': 0.73156714}, {'id': 'https://openalex.org/keywords/speedup', 'display_name': 'Speedup', 'score': 0.70124036}, {'id': 'https://openalex.org/keywords/placement', 'display_name': 'Placement', 'score': 0.63013786}, {'id': 'https://openalex.org/keywords/standard-cell', 'display_name': 'Standard cell', 'score': 0.5705435}, {'id': 'https://openalex.org/keywords/integrated-circuit-layout', 'display_name': 'Integrated circuit layout', 'score': 0.42454898}], 'concepts': [{'id': 'https://openalex.org/C185798385', 'wikidata': 'https://www.wikidata.org/wiki/Q1161707', 'display_name': 'Benchmark (surveying)', 'level': 2, 'score': 0.8631693}, {'id': 'https://openalex.org/C147764199', 'wikidata': 'https://www.wikidata.org/wiki/Q6865248', 'display_name': 'Minification', 'level': 2, 'score': 0.73156714}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.72204745}, {'id': 'https://openalex.org/C68339613', 'wikidata': 'https://www.wikidata.org/wiki/Q1549489', 'display_name': 'Speedup', 'level': 2, 'score': 0.70124036}, {'id': 'https://openalex.org/C117690923', 'wikidata': 'https://www.wikidata.org/wiki/Q1484784', 'display_name': 'Placement', 'level': 4, 'score': 0.63013786}, {'id': 'https://openalex.org/C79581498', 'wikidata': 'https://www.wikidata.org/wiki/Q1367530', 'display_name': 'Suite', 'level': 2, 'score': 0.5758492}, {'id': 'https://openalex.org/C134146338', 'wikidata': 'https://www.wikidata.org/wiki/Q1815901', 'display_name': 'Electronic circuit', 'level': 2, 'score': 0.5751847}, {'id': 'https://openalex.org/C78401558', 'wikidata': 'https://www.wikidata.org/wiki/Q464496', 'display_name': 'Standard cell', 'level': 3, 'score': 0.5705435}, {'id': 'https://openalex.org/C173608175', 'wikidata': 'https://www.wikidata.org/wiki/Q232661', 'display_name': 'Parallel computing', 'level': 1, 'score': 0.48166955}, {'id': 'https://openalex.org/C113775141', 'wikidata': 'https://www.wikidata.org/wiki/Q428691', 'display_name': 'Computer engineering', 'level': 1, 'score': 0.4580833}, {'id': 'https://openalex.org/C2765594', 'wikidata': 'https://www.wikidata.org/wiki/Q2624187', 'display_name': 'Integrated circuit layout', 'level': 3, 'score': 0.42454898}, {'id': 'https://openalex.org/C530198007', 'wikidata': 'https://www.wikidata.org/wiki/Q80831', 'display_name': 'Integrated circuit', 'level': 2, 'score': 0.40997332}, {'id': 'https://openalex.org/C11413529', 'wikidata': 'https://www.wikidata.org/wiki/Q8366', 'display_name': 'Algorithm', 'level': 1, 'score': 0.35452998}, {'id': 'https://openalex.org/C126255220', 'wikidata': 'https://www.wikidata.org/wiki/Q141495', 'display_name': 'Mathematical optimization', 'level': 1, 'score': 0.32899708}, {'id': 'https://openalex.org/C188817802', 'wikidata': 'https://www.wikidata.org/wiki/Q13426855', 'display_name': 'Physical design', 'level': 3, 'score': 0.23008078}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.15542516}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.09328312}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.0664359}, {'id': 'https://openalex.org/C13280743', 'wikidata': 'https://www.wikidata.org/wiki/Q131089', 'display_name': 'Geodesy', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C166957645', 'wikidata': 'https://www.wikidata.org/wiki/Q23498', 'display_name': 'Archaeology', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C95457728', 'wikidata': 'https://www.wikidata.org/wiki/Q309', 'display_name': 'History', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C199360897', 'wikidata': 'https://www.wikidata.org/wiki/Q9143', 'display_name': 'Programming language', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C205649164', 'wikidata': 'https://www.wikidata.org/wiki/Q1071', 'display_name': 'Geography', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C111919701', 'wikidata': 'https://www.wikidata.org/wiki/Q9135', 'display_name': 'Operating system', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.5555/602902.602961', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'score': 0.63, 'display_name': 'Industry, innovation and infrastructure', 'id': 'https://metadata.un.org/sdg/9'}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 10, 'referenced_works': ['https://openalex.org/W1980746862', 'https://openalex.org/W1984954427', 'https://openalex.org/W2032145219', 'https://openalex.org/W2048796234', 'https://openalex.org/W2055182089', 'https://openalex.org/W2102502584', 'https://openalex.org/W2109220922', 'https://openalex.org/W2116021187', 'https://openalex.org/W2123721159', 'https://openalex.org/W2159558008'], 'related_works': ['https://openalex.org/W2173598676', 'https://openalex.org/W2168048050', 'https://openalex.org/W2163961680', 'https://openalex.org/W2132450497', 'https://openalex.org/W2120970098', 'https://openalex.org/W2119248453', 'https://openalex.org/W2115866417', 'https://openalex.org/W2109753853', 'https://openalex.org/W2104796877', 'https://openalex.org/W2102502584', 'https://openalex.org/W2099223028', 'https://openalex.org/W2095117703', 'https://openalex.org/W2075265327', 'https://openalex.org/W2048796234', 'https://openalex.org/W2032145219', 'https://openalex.org/W2007249115', 'https://openalex.org/W1984954427', 'https://openalex.org/W1982113699', 'https://openalex.org/W1980746862', 'https://openalex.org/W1971436411'], 'abstract_inverted_index': {'In': [0], 'this': [1], 'paper,': [2], 'we': [3], 'develop': [4], 'a': [5, 47, 71], 'new': [6], 'standard': [7], 'cell': [8], 'placement': [9, 16, 57, 74, 111, 130], 'tool,': [10], 'Dragon2000,': [11], 'to': [12, 37, 52, 104], 'solve': [13, 53], 'large': [14, 55, 85, 136], 'scale': [15, 56], 'problem': [17], 'effectively.': [18], 'A': [19], 'top-down': [20], 'hierarchical': [21, 77], 'approach': [22], 'is': [23, 46, 65, 125], 'used': [24], 'in': [25], 'Dragon2000.': [26], 'State-of-the-art': [27], 'partitioning': [28], 'tools': [29], 'are': [30], 'tightly': [31], 'integrated': [32], 'with': [33], 'wirelength': [34, 72], 'minimization': [35, 45], 'techniques': [36], 'achieve': [38], 'superior': [39], 'performance.': [40], 'We': [41, 79], 'argue': [42], 'that': [43, 62], 'net-cut': [44, 64], 'good': [48], 'and': [49], 'important': [50, 67], 'shortcut': [51], 'the': [54, 127, 133], 'problem.': [58], 'Experimental': [59], 'results': [60, 112], 'show': [61], 'minimizing': [63], 'more': [66, 98], 'than': [68, 99], 'greedily': [69], 'obtain': [70], 'optimal': [73], 'at': [75], 'intermediate': [76], 'levels.': [78], 'run': [80], 'Dragon2000': [81, 106], 'on': [82, 132], 'recently': [83], 'released': [84], 'benchmark': [86], 'suite': [87], 'ISPD98': [88], 'as': [89, 91], 'well': [90], 'MCNC': [92], 'circuits.': [93, 138], 'For': [94], 'circuits': [95], 'which': [96], 'have': [97], '100': [100], 'k': [101], 'cells,': [102], 'comparing': [103], 'iToolsl.4.0,': [105], 'can': [107], 'produce': [108], 'slightly': [109], 'better': [110], '(1.4%)': [113], 'while': [114], 'spending': [115], 'much': [116], 'less': [117], 'amount': [118], 'of': [119], 'time': [120], '(2/spl': [121], 'times/': [122], 'speedup).': [123], 'This': [124], 'also': [126], 'first': [128], 'published': [129], 'result': [131], 'publicly': [134], 'available': [135], 'industrial': [137]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2168126808', 'counts_by_year': [{'year': 2022, 'cited_by_count': 1}, {'year': 2021, 'cited_by_count': 2}, {'year': 2020, 'cited_by_count': 1}, {'year': 2019, 'cited_by_count': 1}, {'year': 2018, 'cited_by_count': 1}, {'year': 2017, 'cited_by_count': 2}, {'year': 2016, 'cited_by_count': 3}, {'year': 2015, 'cited_by_count': 11}, {'year': 2014, 'cited_by_count': 5}, {'year': 2013, 'cited_by_count': 6}, {'year': 2012, 'cited_by_count': 5}], 'updated_date': '2025-01-16T20:01:46.247634', 'created_date': '2016-06-24'}