Title: Exploring regular fabrics to optimize the performance-cost trade-off
Abstract: While advances in semiconductor technologies have pushed achievable scale and performance to phenomenal limits for ICs, nanoscale physical realities dictate IC production based on what we can afford. We believe that IC design and manufacturing can be made more affordable, and reliable, by removing some design and implementation flexibility and enforcing new forms of design regularity. This paper discusses some of the trade-offs to consider for determination of how much regularity a particular IC or application can afford. A Via Patterned Gate Array is proposed as one such example that trades performance for cost by way of new forms of design regularity.
Publication Year: 2003
Publication Date: 2003-06-02
Language: en
Type: article
Indexed In: ['crossref']
Access and Citation
Cited By Count: 110
AI Researcher Chatbot
Get quick answers to your questions about the article from our AI researcher chatbot