Publication Information

{'id': 'https://openalex.org/W2129633426', 'doi': 'https://doi.org/10.1109/4.173118', 'title': 'A 140-Mb/s, 32-state, radix-4 Viterbi decoder', 'display_name': 'A 140-Mb/s, 32-state, radix-4 Viterbi decoder', 'publication_year': 1992, 'publication_date': '1992-01-01', 'ids': {'openalex': 'https://openalex.org/W2129633426', 'doi': 'https://doi.org/10.1109/4.173118', 'mag': '2129633426'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/4.173118', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S83637746', 'display_name': 'IEEE Journal of Solid-State Circuits', 'issn_l': '0018-9200', 'issn': ['0018-9200', '1558-173X'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310319808', 'host_organization_name': 'Institute of Electrical and Electronics Engineers', 'host_organization_lineage': ['https://openalex.org/P4310319808'], 'host_organization_lineage_names': ['Institute of Electrical and Electronics Engineers'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'journal-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5084446537', 'display_name': 'Peter Black', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I97018004', 'display_name': 'Stanford University', 'ror': 'https://ror.org/00f54p054', 'country_code': 'US', 'type': 'education', 'lineage': ['https://openalex.org/I97018004']}], 'countries': ['US'], 'is_corresponding': False, 'raw_author_name': 'P.J. Black', 'raw_affiliation_strings': ['Inf. Syst. Lab, Stanford Univ., CA, USA'], 'affiliations': [{'raw_affiliation_string': 'Inf. Syst. Lab, Stanford Univ., CA, USA', 'institution_ids': ['https://openalex.org/I97018004']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5083640009', 'display_name': 'Tao Meng', 'orcid': 'https://orcid.org/0000-0002-4355-990X'}, 'institutions': [{'id': 'https://openalex.org/I97018004', 'display_name': 'Stanford University', 'ror': 'https://ror.org/00f54p054', 'country_code': 'US', 'type': 'education', 'lineage': ['https://openalex.org/I97018004']}], 'countries': ['US'], 'is_corresponding': False, 'raw_author_name': 'T.H. Meng', 'raw_affiliation_strings': ['Inf. Syst. Lab, Stanford Univ., CA, USA'], 'affiliations': [{'raw_affiliation_string': 'Inf. Syst. Lab, Stanford Univ., CA, USA', 'institution_ids': ['https://openalex.org/I97018004']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 3.022, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 213, 'citation_normalized_percentile': {'value': 0.984207, 'is_in_top_1_percent': False, 'is_in_top_10_percent': True}, 'cited_by_percentile_year': {'min': 98, 'max': 99}, 'biblio': {'volume': '27', 'issue': '12', 'first_page': '1877', 'last_page': '1885'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T10363', 'display_name': 'Low-power high-performance VLSI design', 'score': 0.9997, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T10363', 'display_name': 'Low-power high-performance VLSI design', 'score': 0.9997, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11321', 'display_name': 'Error Correcting Code Techniques', 'score': 0.9996, 'subfield': {'id': 'https://openalex.org/subfields/1705', 'display_name': 'Computer Networks and Communications'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11032', 'display_name': 'VLSI and Analog Circuit Testing', 'score': 0.9994, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/trellis', 'display_name': 'Trellis (graph)', 'score': 0.7602837}, {'id': 'https://openalex.org/keywords/radix', 'display_name': 'Radix (gastropod)', 'score': 0.7090046}, {'id': 'https://openalex.org/keywords/viterbi-decoder', 'display_name': 'Viterbi decoder', 'score': 0.5598191}, {'id': 'https://openalex.org/keywords/viterbi-algorithm', 'display_name': 'Viterbi algorithm', 'score': 0.44082844}], 'concepts': [{'id': 'https://openalex.org/C2781235587', 'wikidata': 'https://www.wikidata.org/wiki/Q7838009', 'display_name': 'Trellis (graph)', 'level': 3, 'score': 0.7602837}, {'id': 'https://openalex.org/C2779091547', 'wikidata': 'https://www.wikidata.org/wiki/Q287565', 'display_name': 'Radix (gastropod)', 'level': 2, 'score': 0.7090046}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.5685543}, {'id': 'https://openalex.org/C117379686', 'wikidata': 'https://www.wikidata.org/wiki/Q6996459', 'display_name': 'Viterbi decoder', 'level': 3, 'score': 0.5598191}, {'id': 'https://openalex.org/C60582962', 'wikidata': 'https://www.wikidata.org/wiki/Q83886', 'display_name': 'Viterbi algorithm', 'level': 3, 'score': 0.44082844}, {'id': 'https://openalex.org/C11413529', 'wikidata': 'https://www.wikidata.org/wiki/Q8366', 'display_name': 'Algorithm', 'level': 1, 'score': 0.40227494}, {'id': 'https://openalex.org/C173608175', 'wikidata': 'https://www.wikidata.org/wiki/Q232661', 'display_name': 'Parallel computing', 'level': 1, 'score': 0.3803824}, {'id': 'https://openalex.org/C94375191', 'wikidata': 'https://www.wikidata.org/wiki/Q11205', 'display_name': 'Arithmetic', 'level': 1, 'score': 0.33306688}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.31828853}, {'id': 'https://openalex.org/C57273362', 'wikidata': 'https://www.wikidata.org/wiki/Q576722', 'display_name': 'Decoding methods', 'level': 2, 'score': 0.30745363}, {'id': 'https://openalex.org/C59822182', 'wikidata': 'https://www.wikidata.org/wiki/Q441', 'display_name': 'Botany', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C86803240', 'wikidata': 'https://www.wikidata.org/wiki/Q420', 'display_name': 'Biology', 'level': 0, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/4.173118', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S83637746', 'display_name': 'IEEE Journal of Solid-State Circuits', 'issn_l': '0018-9200', 'issn': ['0018-9200', '1558-173X'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310319808', 'host_organization_name': 'Institute of Electrical and Electronics Engineers', 'host_organization_lineage': ['https://openalex.org/P4310319808'], 'host_organization_lineage_names': ['Institute of Electrical and Electronics Engineers'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 18, 'referenced_works': ['https://openalex.org/W1527784934', 'https://openalex.org/W1572157493', 'https://openalex.org/W2006389550', 'https://openalex.org/W2032928258', 'https://openalex.org/W2120680665', 'https://openalex.org/W2124888327', 'https://openalex.org/W2129633426', 'https://openalex.org/W2134911069', 'https://openalex.org/W2135428323', 'https://openalex.org/W2138134203', 'https://openalex.org/W2142384583', 'https://openalex.org/W2147300002', 'https://openalex.org/W2155979673', 'https://openalex.org/W2161457263', 'https://openalex.org/W2161828104', 'https://openalex.org/W2164616200', 'https://openalex.org/W2166877095', 'https://openalex.org/W4234152072'], 'related_works': ['https://openalex.org/W2535886977', 'https://openalex.org/W2373954783', 'https://openalex.org/W2159960841', 'https://openalex.org/W2146383045', 'https://openalex.org/W2133857928', 'https://openalex.org/W2110622634', 'https://openalex.org/W2102309991', 'https://openalex.org/W2101868111', 'https://openalex.org/W1795315578', 'https://openalex.org/W1578429744'], 'abstract_inverted_index': {'A': [0, 59, 83, 147], '140-Mb/s,': [1], '32-state,': [2], 'radix-4,': [3], 'R=1/2,': [4], 'eight-level': [5], 'soft-decision': [6], 'Viterbi': [7], 'decoder': [8], 'has': [9], 'been': [10], 'designed': [11], 'and': [12, 87], 'fabricated': [13], 'using': [14, 136], '1.2-': [15], 'mu': [16], 'm': [17], 'double-metal': [18], 'CMOS.': [19], 'The': [20], 'architecture': [21], 'of': [22, 32, 44, 52, 78, 109, 134, 158], 'the': [23, 33, 53, 114], 'add-compare-select': [24], '(ACS)': [25], 'array': [26], 'is': [27, 111], 'based': [28, 127], 'on': [29, 128], 'a': [30, 38, 76, 101, 123, 144, 154], 'restructuring': [31], 'conventional': [34], 'radix-2': [35, 55, 98], 'trellis': [36, 56], 'into': [37, 122], 'radix-4': [39, 119, 155], 'trellis.': [40], 'Radix-4': [41], 'units,': [42, 48], 'consisting': [43], 'four': [45], '4-way': [46], 'ACS': [47, 61, 72, 85], 'process': [49, 102], 'two': [50, 118], 'stages': [51], 'constituent': [54], 'per': [57], 'iteration.': [58], 'four-way': [60], 'circuit': [62], 'achieves': [63, 92, 153], 'an': [64, 93], 'iteration': [65, 126, 156], 'delay': [66], '17%': [67], 'longer': [68], 'than': [69], 'comparable': [70, 96], 'two-way': [71], 'circuits,': [73], 'resulting': [74], 'in': [75, 81], 'factor': [77], '1.7': [79], 'increase': [80], 'throughput.': [82], 'ring-based': [84], 'placement': [86], 'state': [88], 'metric': [89], 'routing': [90], 'topology': [91], 'area': [94], 'efficiency': [95], 'to': [97, 104, 113], 'designs.': [99], 'In': [100], 'referred': [103], 'as': [105, 143], 'pretrace-back,': [106], 'one': [107, 137], 'stage': [108], 'lookahead': [110], 'applied': [112], 'trace-back': [115, 120, 135], 'recursion,': [116], 'combining': [117], 'iterations': [121], 'single': [124], 'radix-16': [125], '4-b': [129], 'decisions.': [130], 'This': [131], 'allows': [132], 'implementation': [133], 'compact,': [138], 'single-ported': [139], 'decision': [140], 'memory,': [141], 'organized': [142], 'cyclic': [145], 'buffer.': [146], '7.30-mm*8.49-mm': [148], 'chip': [149], 'containing': [150], '146000': [151], 'transistors': [152], 'rate': [157], '70': [159], 'MHz.<': [160], '<ETX': [161], 'xmlns:mml="http://www.w3.org/1998/Math/MathML"': [162], 'xmlns:xlink="http://www.w3.org/1999/xlink">&gt;</ETX>': [163]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2129633426', 'counts_by_year': [{'year': 2021, 'cited_by_count': 2}, {'year': 2020, 'cited_by_count': 1}, {'year': 2019, 'cited_by_count': 1}, {'year': 2018, 'cited_by_count': 5}, {'year': 2017, 'cited_by_count': 3}, {'year': 2016, 'cited_by_count': 2}, {'year': 2015, 'cited_by_count': 5}, {'year': 2014, 'cited_by_count': 3}, {'year': 2013, 'cited_by_count': 6}, {'year': 2012, 'cited_by_count': 8}], 'updated_date': '2024-12-22T14:59:07.814005', 'created_date': '2016-06-24'}