Publication Information

{'id': 'https://openalex.org/W2128160551', 'doi': 'https://doi.org/10.1109/ecctd.2011.6043591', 'title': 'Design trade-offs in ultra-low-power CMOS and STSCL digital systems', 'display_name': 'Design trade-offs in ultra-low-power CMOS and STSCL digital systems', 'publication_year': 2011, 'publication_date': '2011-08-01', 'ids': {'openalex': 'https://openalex.org/W2128160551', 'doi': 'https://doi.org/10.1109/ecctd.2011.6043591', 'mag': '2128160551'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/ecctd.2011.6043591', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5052867620', 'display_name': 'Armin Tajalli', 'orcid': 'https://orcid.org/0000-0002-0222-3561'}, 'institutions': [{'id': 'https://openalex.org/I5124864', 'display_name': 'École Polytechnique Fédérale de Lausanne', 'ror': 'https://ror.org/02s376052', 'country_code': 'CH', 'type': 'education', 'lineage': ['https://openalex.org/I2799323385', 'https://openalex.org/I5124864']}], 'countries': ['CH'], 'is_corresponding': False, 'raw_author_name': 'Armin Tajalli', 'raw_affiliation_strings': ['Microelectronic Systems Lab. (LSM), Swiss Federal Institute of Technology (EPFL), Switzerland'], 'affiliations': [{'raw_affiliation_string': 'Microelectronic Systems Lab. (LSM), Swiss Federal Institute of Technology (EPFL), Switzerland', 'institution_ids': ['https://openalex.org/I5124864']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5072423303', 'display_name': 'Yusuf Leblebici', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I5124864', 'display_name': 'École Polytechnique Fédérale de Lausanne', 'ror': 'https://ror.org/02s376052', 'country_code': 'CH', 'type': 'education', 'lineage': ['https://openalex.org/I2799323385', 'https://openalex.org/I5124864']}], 'countries': ['CH'], 'is_corresponding': False, 'raw_author_name': 'Yusuf Leblebici', 'raw_affiliation_strings': ['Microelectronic Systems Lab. (LSM), Swiss Federal Institute of Technology (EPFL), Switzerland'], 'affiliations': [{'raw_affiliation_string': 'Microelectronic Systems Lab. (LSM), Swiss Federal Institute of Technology (EPFL), Switzerland', 'institution_ids': ['https://openalex.org/I5124864']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.364, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 3, 'citation_normalized_percentile': {'value': 0.453059, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 76, 'max': 78}, 'biblio': {'volume': None, 'issue': None, 'first_page': '544', 'last_page': '547'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T10363', 'display_name': 'Low-power high-performance VLSI design', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T10363', 'display_name': 'Low-power high-performance VLSI design', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10558', 'display_name': 'Advancements in Semiconductor Devices and Circuit Design', 'score': 0.9999, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10323', 'display_name': 'Analog and Mixed-Signal Circuit Design', 'score': 0.9999, 'subfield': {'id': 'https://openalex.org/subfields/2204', 'display_name': 'Biomedical Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/robustness', 'display_name': 'Robustness', 'score': 0.70391726}, {'id': 'https://openalex.org/keywords/subthreshold-conduction', 'display_name': 'Subthreshold conduction', 'score': 0.5021632}, {'id': 'https://openalex.org/keywords/ultra-low-power', 'display_name': 'Ultra low power', 'score': 0.4331273}, {'id': 'https://openalex.org/keywords/low-power-electronics', 'display_name': 'Low-power electronics', 'score': 0.4287486}], 'concepts': [{'id': 'https://openalex.org/C46362747', 'wikidata': 'https://www.wikidata.org/wiki/Q173431', 'display_name': 'CMOS', 'level': 2, 'score': 0.74445987}, {'id': 'https://openalex.org/C63479239', 'wikidata': 'https://www.wikidata.org/wiki/Q7353546', 'display_name': 'Robustness (evolution)', 'level': 3, 'score': 0.70391726}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.62115204}, {'id': 'https://openalex.org/C135402231', 'wikidata': 'https://www.wikidata.org/wiki/Q898440', 'display_name': 'Dissipation', 'level': 2, 'score': 0.58096254}, {'id': 'https://openalex.org/C199845137', 'wikidata': 'https://www.wikidata.org/wiki/Q145490', 'display_name': 'Network topology', 'level': 2, 'score': 0.5780744}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.5668708}, {'id': 'https://openalex.org/C156465305', 'wikidata': 'https://www.wikidata.org/wiki/Q1658601', 'display_name': 'Subthreshold conduction', 'level': 4, 'score': 0.5021632}, {'id': 'https://openalex.org/C184720557', 'wikidata': 'https://www.wikidata.org/wiki/Q7825049', 'display_name': 'Topology (electrical circuits)', 'level': 2, 'score': 0.47832465}, {'id': 'https://openalex.org/C3017773396', 'wikidata': 'https://www.wikidata.org/wiki/Q6692774', 'display_name': 'Ultra low power', 'level': 4, 'score': 0.4331273}, {'id': 'https://openalex.org/C117551214', 'wikidata': 'https://www.wikidata.org/wiki/Q6692774', 'display_name': 'Low-power electronics', 'level': 4, 'score': 0.4287486}, {'id': 'https://openalex.org/C131017901', 'wikidata': 'https://www.wikidata.org/wiki/Q170451', 'display_name': 'Logic gate', 'level': 2, 'score': 0.4274126}, {'id': 'https://openalex.org/C128624480', 'wikidata': 'https://www.wikidata.org/wiki/Q1504817', 'display_name': 'Low voltage', 'level': 3, 'score': 0.4214607}, {'id': 'https://openalex.org/C165801399', 'wikidata': 'https://www.wikidata.org/wiki/Q25428', 'display_name': 'Voltage', 'level': 2, 'score': 0.40313148}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.34145427}, {'id': 'https://openalex.org/C163258240', 'wikidata': 'https://www.wikidata.org/wiki/Q25342', 'display_name': 'Power (physics)', 'level': 2, 'score': 0.3337744}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.330229}, {'id': 'https://openalex.org/C172385210', 'wikidata': 'https://www.wikidata.org/wiki/Q5339', 'display_name': 'Transistor', 'level': 3, 'score': 0.2958768}, {'id': 'https://openalex.org/C2984118289', 'wikidata': 'https://www.wikidata.org/wiki/Q29954', 'display_name': 'Power consumption', 'level': 3, 'score': 0.112261}, {'id': 'https://openalex.org/C55493867', 'wikidata': 'https://www.wikidata.org/wiki/Q7094', 'display_name': 'Biochemistry', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C185592680', 'wikidata': 'https://www.wikidata.org/wiki/Q2329', 'display_name': 'Chemistry', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C121332964', 'wikidata': 'https://www.wikidata.org/wiki/Q413', 'display_name': 'Physics', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C62520636', 'wikidata': 'https://www.wikidata.org/wiki/Q944', 'display_name': 'Quantum mechanics', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C104317684', 'wikidata': 'https://www.wikidata.org/wiki/Q7187', 'display_name': 'Gene', 'level': 2, 'score': 0.0}, {'id': 'https://openalex.org/C111919701', 'wikidata': 'https://www.wikidata.org/wiki/Q9135', 'display_name': 'Operating system', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C97355855', 'wikidata': 'https://www.wikidata.org/wiki/Q11473', 'display_name': 'Thermodynamics', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/ecctd.2011.6043591', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'score': 0.8, 'id': 'https://metadata.un.org/sdg/7', 'display_name': 'Affordable and clean energy'}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 18, 'referenced_works': ['https://openalex.org/W1548813579', 'https://openalex.org/W1573775657', 'https://openalex.org/W1966879182', 'https://openalex.org/W2026780464', 'https://openalex.org/W2030822983', 'https://openalex.org/W2081044344', 'https://openalex.org/W2095816496', 'https://openalex.org/W2097579177', 'https://openalex.org/W2099144852', 'https://openalex.org/W2115970471', 'https://openalex.org/W2122945703', 'https://openalex.org/W2165090310', 'https://openalex.org/W2166936511', 'https://openalex.org/W2533460522', 'https://openalex.org/W3141506519', 'https://openalex.org/W4205649155', 'https://openalex.org/W4246830294', 'https://openalex.org/W4252370165'], 'related_works': ['https://openalex.org/W3148554323', 'https://openalex.org/W3023368799', 'https://openalex.org/W2738635230', 'https://openalex.org/W2524786631', 'https://openalex.org/W2468619362', 'https://openalex.org/W2171305391', 'https://openalex.org/W2159448561', 'https://openalex.org/W2155579514', 'https://openalex.org/W2136758643', 'https://openalex.org/W1619389265'], 'abstract_inverted_index': {'In': [0], 'this': [1], 'article,': [2], 'the': [3, 20, 25, 50, 58], 'main': [4, 26], 'design': [5, 8, 29, 54], 'tradeoffs': [6, 27], 'in': [7], 'of': [9], 'ultra-low-power': [10], '(ULP)': [11], 'and': [12, 35, 38, 44, 56], 'robust': [13], 'digital': [14], 'systems': [15], 'will': [16], 'be': [17], 'discussed.': [18], 'Here,': [19], 'goal': [21], 'is': [22], 'to': [23], 'explore': [24], 'among': [28], 'parameters': [30, 40], 'such': [31, 41, 66], 'as': [32, 42, 67], 'device': [33], 'sizes': [34], 'supply': [36], 'voltage,': [37], 'system': [39], 'robustness': [43], 'energy': [45], 'dissipation.': [46], 'This': [47], 'study': [48], 'provides': [49], 'necessary': [51], 'basis': [52], 'for': [53], 'optimization': [55], 'comparing': [57], 'conventional': [59], 'CMOS': [60], 'topology': [61], 'with': [62], 'more': [63], 'advanced': [64], 'topologies': [65], 'subthreshold': [68], 'source-coupled': [69], 'logic': [70], '(STSCL)': [71], 'topology.': [72]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2128160551', 'counts_by_year': [{'year': 2019, 'cited_by_count': 1}, {'year': 2012, 'cited_by_count': 1}], 'updated_date': '2024-12-14T07:22:39.377477', 'created_date': '2016-06-24'}